| /* |
| * This file is part of the coreboot project. |
| * |
| * Copyright (C) 2016 Intel Corporation. |
| * Copyright (C) 2019 Maxim Polyakov <max.senia.poliak@gmail.com> |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License as published by |
| * the Free Software Foundation; version 2 of the License. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| */ |
| |
| #include <soc/romstage.h> |
| #include <string.h> |
| #include <spd_bin.h> |
| |
| static void mainboard_fill_dq_map_data(void *dq_map_ch0, void *dq_map_ch1) |
| { |
| /* DQ byte map */ |
| const u8 dq_map[2][12] = { |
| { 0x0F, 0xF0, 0x00, 0xF0, 0x0F, 0xF0, |
| 0x0F, 0x00, 0xFF, 0x00, 0xFF, 0x00 }, |
| { 0x33, 0xCC, 0x00, 0xCC, 0x33, 0xCC, |
| 0x33, 0x00, 0xFF, 0x00, 0xFF, 0x00 } }; |
| memcpy(dq_map_ch0, dq_map[0], sizeof(dq_map[0])); |
| memcpy(dq_map_ch1, dq_map[1], sizeof(dq_map[1])); |
| } |
| |
| static void mainboard_fill_dqs_map_data(void *dqs_map_ch0, void *dqs_map_ch1) |
| { |
| /* DQS CPU<>DRAM map */ |
| const u8 dqs_map[2][8] = { |
| { 0, 1, 3, 2, 4, 5, 6, 7 }, |
| { 1, 0, 4, 5, 2, 3, 6, 7 } }; |
| memcpy(dqs_map_ch0, dqs_map[0], sizeof(dqs_map[0])); |
| memcpy(dqs_map_ch1, dqs_map[1], sizeof(dqs_map[1])); |
| } |
| |
| static void mainboard_fill_rcomp_res_data(void *rcomp_ptr) |
| { |
| /* Rcomp resistor */ |
| const u16 RcompResistor[3] = { 200, 81, 162 }; |
| memcpy(rcomp_ptr, RcompResistor, |
| sizeof(RcompResistor)); |
| } |
| |
| static void mainboard_fill_rcomp_strength_data(void *rcomp_strength_ptr) |
| { |
| /* Rcomp target */ |
| static const u16 RcompTarget[5] = { |
| 100, 40, 40, 23, 40 }; |
| memcpy(rcomp_strength_ptr, RcompTarget, sizeof(RcompTarget)); |
| } |
| |
| void mainboard_memory_init_params(FSPM_UPD *mupd) |
| { |
| FSP_M_CONFIG *mem_cfg; |
| struct spd_block blk = { |
| .addr_map = { 0x50, 0x51, 0x52, 0x53, }, |
| }; |
| |
| mem_cfg = &mupd->FspmConfig; |
| mainboard_fill_dq_map_data(&mem_cfg->DqByteMapCh0, |
| &mem_cfg->DqByteMapCh1); |
| mainboard_fill_dqs_map_data(&mem_cfg->DqsMapCpu2DramCh0, |
| &mem_cfg->DqsMapCpu2DramCh1); |
| mainboard_fill_rcomp_res_data(&mem_cfg->RcompResistor); |
| mainboard_fill_rcomp_strength_data(&mem_cfg->RcompTarget); |
| |
| mem_cfg->DqPinsInterleaved = 1; |
| get_spd_smbus(&blk); |
| mem_cfg->MemorySpdDataLen = blk.len; |
| mem_cfg->MemorySpdPtr00 = (uintptr_t)blk.spd_array[0]; |
| mem_cfg->MemorySpdPtr10 = (uintptr_t)blk.spd_array[2]; |
| mem_cfg->MemorySpdPtr01 = (uintptr_t)blk.spd_array[1]; |
| mem_cfg->MemorySpdPtr11 = (uintptr_t)blk.spd_array[3]; |
| dump_spd_info(&blk); |
| |
| /* use virtual channel 1 for the dmi interface of the PCH */ |
| mupd->FspmTestConfig.DmiVc1 = 1; |
| |
| /* desktop type */ |
| mem_cfg->UserBd = BOARD_TYPE_DESKTOP; |
| } |