| /** @file |
| |
| Copyright (c) 2020, Intel Corporation. All rights reserved.<BR> |
| |
| Redistribution and use in source and binary forms, with or without modification, |
| are permitted provided that the following conditions are met: |
| |
| * Redistributions of source code must retain the above copyright notice, this |
| list of conditions and the following disclaimer. |
| * Redistributions in binary form must reproduce the above copyright notice, this |
| list of conditions and the following disclaimer in the documentation and/or |
| other materials provided with the distribution. |
| * Neither the name of Intel Corporation nor the names of its contributors may |
| be used to endorse or promote products derived from this software without |
| specific prior written permission. |
| |
| THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
| ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE |
| LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
| CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
| SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
| INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
| CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
| ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF |
| THE POSSIBILITY OF SUCH DAMAGE. |
| |
| This file is automatically generated. Please do NOT modify !!! |
| |
| **/ |
| |
| #ifndef __FSPMUPD_H__ |
| #define __FSPMUPD_H__ |
| |
| #include <FspUpd.h> |
| |
| #pragma pack(1) |
| |
| |
| #include <MemInfoHob.h> |
| |
| /// |
| /// The ChipsetInit Info structure provides the information of ME ChipsetInit CRC and BIOS ChipsetInit CRC. |
| /// |
| typedef struct { |
| UINT8 Revision; ///< Chipset Init Info Revision |
| UINT8 Rsvd[3]; ///< Reserved |
| UINT16 MeChipInitCrc; ///< 16 bit CRC value of MeChipInit Table |
| UINT16 BiosChipInitCrc; ///< 16 bit CRC value of PchChipInit Table |
| } CHIPSET_INIT_INFO; |
| |
| |
| /** Fsp M Configuration |
| **/ |
| typedef struct { |
| |
| /** Offset 0x0040 - Platform Reserved Memory Size |
| The minimum platform memory size required to pass control into DXE |
| **/ |
| UINT64 PlatformMemorySize; |
| |
| /** Offset 0x0048 - SPD Data Length |
| Length of SPD Data |
| 0x100:256 Bytes, 0x200:512 Bytes, 0x400:1024 Bytes |
| **/ |
| UINT16 MemorySpdDataLen; |
| |
| /** Offset 0x004A - Reserved |
| **/ |
| UINT8 Reserved0[2]; |
| |
| /** Offset 0x004C - MemorySpdPtr00 |
| **/ |
| UINT32 MemorySpdPtr00; |
| |
| /** Offset 0x0050 - MemorySpdPtr01 |
| **/ |
| UINT32 MemorySpdPtr01; |
| |
| /** Offset 0x0054 - MemorySpdPtr02 |
| **/ |
| UINT32 MemorySpdPtr02; |
| |
| /** Offset 0x0058 - MemorySpdPtr03 |
| **/ |
| UINT32 MemorySpdPtr03; |
| |
| /** Offset 0x005C - MemorySpdPtr04 |
| **/ |
| UINT32 MemorySpdPtr04; |
| |
| /** Offset 0x0060 - MemorySpdPtr05 |
| **/ |
| UINT32 MemorySpdPtr05; |
| |
| /** Offset 0x0064 - MemorySpdPtr06 |
| **/ |
| UINT32 MemorySpdPtr06; |
| |
| /** Offset 0x0068 - MemorySpdPtr07 |
| **/ |
| UINT32 MemorySpdPtr07; |
| |
| /** Offset 0x006C - MemorySpdPtr08 |
| **/ |
| UINT32 MemorySpdPtr08; |
| |
| /** Offset 0x0070 - MemorySpdPtr09 |
| **/ |
| UINT32 MemorySpdPtr09; |
| |
| /** Offset 0x0074 - MemorySpdPtr10 |
| **/ |
| UINT32 MemorySpdPtr10; |
| |
| /** Offset 0x0078 - MemorySpdPtr11 |
| **/ |
| UINT32 MemorySpdPtr11; |
| |
| /** Offset 0x007C - MemorySpdPtr12 |
| **/ |
| UINT32 MemorySpdPtr12; |
| |
| /** Offset 0x0080 - MemorySpdPtr13 |
| **/ |
| UINT32 MemorySpdPtr13; |
| |
| /** Offset 0x0084 - MemorySpdPtr14 |
| **/ |
| UINT32 MemorySpdPtr14; |
| |
| /** Offset 0x0088 - MemorySpdPtr15 |
| **/ |
| UINT32 MemorySpdPtr15; |
| |
| /** Offset 0x008C - RcompResistor settings |
| Indicates RcompResistor settings: Board-dependent |
| **/ |
| UINT16 RcompResistor; |
| |
| /** Offset 0x008E - RcompTarget settings |
| RcompTarget settings: board-dependent |
| **/ |
| UINT16 RcompTarget[5]; |
| |
| /** Offset 0x0098 - DqsMapCpu2DramCh0 |
| **/ |
| UINT8 DqsMapCpu2DramCh0[2]; |
| |
| /** Offset 0x009A - DqsMapCpu2DramCh1 |
| **/ |
| UINT8 DqsMapCpu2DramCh1[2]; |
| |
| /** Offset 0x009C - DqsMapCpu2DramCh2 |
| **/ |
| UINT8 DqsMapCpu2DramCh2[2]; |
| |
| /** Offset 0x009E - DqsMapCpu2DramCh3 |
| **/ |
| UINT8 DqsMapCpu2DramCh3[2]; |
| |
| /** Offset 0x00A0 - DqsMapCpu2DramCh4 |
| **/ |
| UINT8 DqsMapCpu2DramCh4[2]; |
| |
| /** Offset 0x00A2 - DqsMapCpu2DramCh5 |
| **/ |
| UINT8 DqsMapCpu2DramCh5[2]; |
| |
| /** Offset 0x00A4 - DqsMapCpu2DramCh6 |
| **/ |
| UINT8 DqsMapCpu2DramCh6[2]; |
| |
| /** Offset 0x00A6 - DqsMapCpu2DramCh7 |
| **/ |
| UINT8 DqsMapCpu2DramCh7[2]; |
| |
| /** Offset 0x00A8 - DqMapCpu2DramCh0 |
| **/ |
| UINT8 DqMapCpu2DramCh0[16]; |
| |
| /** Offset 0x00B8 - DqMapCpu2DramCh1 |
| **/ |
| UINT8 DqMapCpu2DramCh1[16]; |
| |
| /** Offset 0x00C8 - DqMapCpu2DramCh2 |
| **/ |
| UINT8 DqMapCpu2DramCh2[16]; |
| |
| /** Offset 0x00D8 - DqMapCpu2DramCh3 |
| **/ |
| UINT8 DqMapCpu2DramCh3[16]; |
| |
| /** Offset 0x00E8 - DqMapCpu2DramCh4 |
| **/ |
| UINT8 DqMapCpu2DramCh4[16]; |
| |
| /** Offset 0x00F8 - DqMapCpu2DramCh5 |
| **/ |
| UINT8 DqMapCpu2DramCh5[16]; |
| |
| /** Offset 0x0108 - DqMapCpu2DramCh6 |
| **/ |
| UINT8 DqMapCpu2DramCh6[16]; |
| |
| /** Offset 0x0118 - DqMapCpu2DramCh7 |
| **/ |
| UINT8 DqMapCpu2DramCh7[16]; |
| |
| /** Offset 0x0128 - Dqs Pins Interleaved Setting |
| Indicates DqPinsInterleaved setting: board-dependent |
| $EN_DIS |
| **/ |
| UINT8 DqPinsInterleaved; |
| |
| /** Offset 0x0129 - Reserved |
| **/ |
| UINT8 Reserved1[7]; |
| |
| /** Offset 0x0130 - Intel Enhanced Debug |
| Intel Enhanced Debug (IED): 0=Disabled, 0x400000=Enabled and 4MB SMRAM occupied |
| 0 : Disable, 0x400000 : Enable |
| **/ |
| UINT32 IedSize; |
| |
| /** Offset 0x0134 - Tseg Size |
| Size of SMRAM memory reserved. 0x400000 for Release build and 0x1000000 for Debug build |
| 0x0400000:4MB, 0x01000000:16MB |
| **/ |
| UINT32 TsegSize; |
| |
| /** Offset 0x0138 - Reserved |
| **/ |
| UINT8 Reserved2[3]; |
| |
| /** Offset 0x013B - Enable SMBus |
| Enable/disable SMBus controller. |
| $EN_DIS |
| **/ |
| UINT8 SmbusEnable; |
| |
| /** Offset 0x013C - Spd Address Tabl |
| Specify SPD Address table for CH0D0/CH0D1/CH1D0&CH1D1. MemorySpdPtr will be used |
| if SPD Address is 00 |
| **/ |
| UINT8 SpdAddressTable[16]; |
| |
| /** Offset 0x014C - Platform Debug Consent |
| To 'opt-in' for debug, please select 'Enabled' with the desired debug probe type. |
| Enabling this BIOS option may alter the default value of other debug-related BIOS |
| options.\Manual: Do not use Platform Debug Consent to override other debug-relevant |
| policies, but the user must set each debug option manually, aimed at advanced users.\n |
| Note: DCI OOB (aka BSSB) uses CCA probe;[DCI OOB+DbC] and [USB2 DbC] have the same setting. |
| 0:Disabled, 1:Enabled (DCI OOB+[DbC]), 2:Enabled (DCI OOB), 3:Enabled (USB3 DbC), |
| 4:Enabled (XDP/MIPI60), 5:Enabled (USB2 DbC), 6:Enable (2-wire DCI OOB), 7:Manual |
| **/ |
| UINT8 PlatformDebugConsent; |
| |
| /** Offset 0x014D - Reserved |
| **/ |
| UINT8 Reserved3[14]; |
| |
| /** Offset 0x015B - State of X2APIC_OPT_OUT bit in the DMAR table |
| 0=Disable/Clear, 1=Enable/Set |
| $EN_DIS |
| **/ |
| UINT8 X2ApicOptOut; |
| |
| /** Offset 0x015C - Reserved |
| **/ |
| UINT8 Reserved4[4]; |
| |
| /** Offset 0x0160 - Base addresses for VT-d function MMIO access |
| Base addresses for VT-d MMIO access per VT-d engine |
| **/ |
| UINT32 VtdBaseAddress[9]; |
| |
| /** Offset 0x0184 - Disable VT-d |
| 0=Enable/FALSE(VT-d enabled), 1=Disable/TRUE (VT-d disabled) |
| $EN_DIS |
| **/ |
| UINT8 VtdDisable; |
| |
| /** Offset 0x0185 - Vtd Programming for Igd |
| 1=Enable/TRUE (Igd VT-d Bar programming enabled), 0=Disable/FLASE (Igd VT-d Bar |
| programming disabled) |
| $EN_DIS |
| **/ |
| UINT8 VtdIgdEnable; |
| |
| /** Offset 0x0186 - Vtd Programming for Ipu |
| 1=Enable/TRUE (Ipu VT-d Bar programming enabled), 0=Disable/FLASE (Ipu VT-d Bar |
| programming disabled) |
| $EN_DIS |
| **/ |
| UINT8 VtdIpuEnable; |
| |
| /** Offset 0x0187 - Vtd Programming for Iop |
| 1=Enable/TRUE (Iop VT-d Bar programming enabled), 0=Disable/FLASE (Iop VT-d Bar |
| programming disabled) |
| $EN_DIS |
| **/ |
| UINT8 VtdIopEnable; |
| |
| /** Offset 0x0188 - Vtd Programming for ITbt |
| 1=Enable/TRUE (ITbt VT-d Bar programming enabled), 0=Disable/FLASE (ITbt VT-d Bar |
| programming disabled) |
| $EN_DIS |
| **/ |
| UINT8 VtdItbtEnable; |
| |
| /** Offset 0x0189 - Internal Graphics Pre-allocated Memory |
| Size of memory preallocated for internal graphics. |
| 0x00:0MB, 0x01:32MB, 0x02:64MB, 0x03:96MB, 0x04:128MB, 0x05:160MB, 0xF0:4MB, 0xF1:8MB, |
| 0xF2:12MB, 0xF3:16MB, 0xF4:20MB, 0xF5:24MB, 0xF6:28MB, 0xF7:32MB, 0xF8:36MB, 0xF9:40MB, |
| 0xFA:44MB, 0xFB:48MB, 0xFC:52MB, 0xFD:56MB, 0xFE:60MB |
| **/ |
| UINT8 IgdDvmt50PreAlloc; |
| |
| /** Offset 0x018A - Internal Graphics |
| Enable/disable internal graphics. |
| $EN_DIS |
| **/ |
| UINT8 InternalGfx; |
| |
| /** Offset 0x018B - Reserved |
| **/ |
| UINT8 Reserved5; |
| |
| /** Offset 0x018C - Board Type |
| MrcBoardType, Options are 0=Mobile/Mobile Halo, 1=Desktop/DT Halo, 5=ULT/ULX/Mobile |
| Halo, 7=UP Server |
| 0:Mobile/Mobile Halo, 1:Desktop/DT Halo, 5:ULT/ULX/Mobile Halo, 7:UP Server |
| **/ |
| UINT8 UserBd; |
| |
| /** Offset 0x018D - Reserved |
| **/ |
| UINT8 Reserved6[3]; |
| |
| /** Offset 0x0190 - SA GV |
| System Agent dynamic frequency support and when enabled memory will be training |
| at three different frequencies. |
| 0:Disabled, 1:FixedPoint0, 2:FixedPoint1, 3:FixedPoint2, 4:FixedPoint3, 5:Enabled |
| **/ |
| UINT8 SaGv; |
| |
| /** Offset 0x0191 - Reserved |
| **/ |
| UINT8 Reserved7[2]; |
| |
| /** Offset 0x0193 - Rank Margin Tool |
| Enable/disable Rank Margin Tool. |
| $EN_DIS |
| **/ |
| UINT8 RMT; |
| |
| /** Offset 0x0194 - Reserved |
| **/ |
| UINT8 Reserved8[10]; |
| |
| /** Offset 0x019E - Memory Reference Clock |
| 100MHz, 133MHz. |
| 0:133MHz, 1:100MHz |
| **/ |
| UINT8 RefClk; |
| |
| /** Offset 0x019F - Reserved |
| **/ |
| UINT8 Reserved9[22]; |
| |
| /** Offset 0x01B5 - Enable Intel HD Audio (Azalia) |
| 0: Disable, 1: Enable (Default) Azalia controller |
| $EN_DIS |
| **/ |
| UINT8 PchHdaEnable; |
| |
| /** Offset 0x01B6 - Enable PCH ISH Controller |
| 0: Disable, 1: Enable (Default) ISH Controller |
| $EN_DIS |
| **/ |
| UINT8 PchIshEnable; |
| |
| /** Offset 0x01B7 - Reserved |
| **/ |
| UINT8 Reserved10[166]; |
| |
| /** Offset 0x025D - IMGU CLKOUT Configuration |
| The configuration of IMGU CLKOUT, 0: Disable;<b>1: Enable</b>. |
| $EN_DIS |
| **/ |
| UINT8 ImguClkOutEn[6]; |
| |
| /** Offset 0x0263 - Reserved |
| **/ |
| UINT8 Reserved11[6]; |
| |
| /** Offset 0x0269 - RpClockReqMsgEnable |
| **/ |
| UINT8 RpClockReqMsgEnable; |
| |
| /** Offset 0x026A - RpPcieThresholdBytes |
| **/ |
| UINT8 RpPcieThresholdBytes[4]; |
| |
| /** Offset 0x026E - Reserved |
| **/ |
| UINT8 Reserved12[3]; |
| |
| /** Offset 0x0271 - Program GPIOs for LFP on DDI port-A device |
| 0=Disabled,1(Default)=eDP, 2=MIPI DSI |
| 0:Disabled, 1:eDP, 2:MIPI DSI |
| **/ |
| UINT8 DdiPortAConfig; |
| |
| /** Offset 0x0272 - Program GPIOs for LFP on DDI port-B device |
| 0(Default)=Disabled,1=eDP, 2=MIPI DSI |
| 0:Disabled, 1:eDP, 2:MIPI DSI |
| **/ |
| UINT8 DdiPortBConfig; |
| |
| /** Offset 0x0273 - Enable or disable HPD of DDI port A |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPortAHpd; |
| |
| /** Offset 0x0274 - Enable or disable HPD of DDI port B |
| 0=Disable, 1(Default)=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPortBHpd; |
| |
| /** Offset 0x0275 - Enable or disable HPD of DDI port C |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPortCHpd; |
| |
| /** Offset 0x0276 - Enable or disable HPD of DDI port 1 |
| 0=Disable, 1(Default)=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPort1Hpd; |
| |
| /** Offset 0x0277 - Enable or disable HPD of DDI port 2 |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPort2Hpd; |
| |
| /** Offset 0x0278 - Enable or disable HPD of DDI port 3 |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPort3Hpd; |
| |
| /** Offset 0x0279 - Enable or disable HPD of DDI port 4 |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPort4Hpd; |
| |
| /** Offset 0x027A - Enable or disable DDC of DDI port A |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPortADdc; |
| |
| /** Offset 0x027B - Enable or disable DDC of DDI port B |
| 0=Disable, 1(Default)=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPortBDdc; |
| |
| /** Offset 0x027C - Enable or disable DDC of DDI port C |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPortCDdc; |
| |
| /** Offset 0x027D - Enable DDC setting of DDI Port 1 |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPort1Ddc; |
| |
| /** Offset 0x027E - Enable DDC setting of DDI Port 2 |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPort2Ddc; |
| |
| /** Offset 0x027F - Enable DDC setting of DDI Port 3 |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPort3Ddc; |
| |
| /** Offset 0x0280 - Enable DDC setting of DDI Port 4 |
| 0(Default)=Disable, 1=Enable |
| $EN_DIS |
| **/ |
| UINT8 DdiPort4Ddc; |
| |
| /** Offset 0x0281 - Reserved |
| **/ |
| UINT8 Reserved13[126]; |
| |
| /** Offset 0x02FF - DMI Gen3 Root port preset values per lane |
| Used for programming DMI Gen3 preset values per lane. Range: 0-9, 8 is default for each lane |
| **/ |
| UINT8 DmiGen3RootPortPreset[8]; |
| |
| /** Offset 0x0307 - Reserved |
| **/ |
| UINT8 Reserved14[22]; |
| |
| /** Offset 0x031D - C6DRAM power gating feature |
| This policy indicates whether or not BIOS should allocate PRMRR memory for C6DRAM |
| power gating feature.- 0: Don't allocate any PRMRR memory for C6DRAM power gating |
| feature.- <b>1: Allocate PRMRR memory for C6DRAM power gating feature</b>. |
| $EN_DIS |
| **/ |
| UINT8 EnableC6Dram; |
| |
| /** Offset 0x031E - Reserved |
| **/ |
| UINT8 Reserved15[5]; |
| |
| /** Offset 0x0323 - Hyper Threading Enable/Disable |
| Enable or Disable Hyper Threading; 0: Disable; <b>1: Enable</b> |
| $EN_DIS |
| **/ |
| UINT8 HyperThreading; |
| |
| /** Offset 0x0324 - Reserved |
| **/ |
| UINT8 Reserved16; |
| |
| /** Offset 0x0325 - CPU ratio value |
| CPU ratio value. Valid Range 0 to 63 |
| **/ |
| UINT8 CpuRatio; |
| |
| /** Offset 0x0326 - Reserved |
| **/ |
| UINT8 Reserved17[2]; |
| |
| /** Offset 0x0328 - Processor Early Power On Configuration FCLK setting |
| <b>0: 800 MHz (ULT/ULX)</b>. <b>1: 1 GHz (DT/Halo)</b>. Not supported on ULT/ULX.- |
| 2: 400 MHz. - 3: Reserved |
| 0:800 MHz, 1: 1 GHz, 2: 400 MHz, 3: Reserved |
| **/ |
| UINT8 FClkFrequency; |
| |
| /** Offset 0x0329 - Reserved |
| **/ |
| UINT8 Reserved18; |
| |
| /** Offset 0x032A - Enable or Disable VMX |
| Enable or Disable VMX; 0: Disable; <b>1: Enable</b>. |
| $EN_DIS |
| **/ |
| UINT8 VmxEnable; |
| |
| /** Offset 0x032B - Reserved |
| **/ |
| UINT8 Reserved19[31]; |
| |
| /** Offset 0x034A - BiosGuard |
| Enable/Disable. 0: Disable, Enable/Disable BIOS Guard feature, 1: enable |
| $EN_DIS |
| **/ |
| UINT8 BiosGuard; |
| |
| /** Offset 0x034B |
| **/ |
| UINT8 BiosGuardToolsInterface; |
| |
| /** Offset 0x034C - Reserved |
| **/ |
| UINT8 Reserved20[4]; |
| |
| /** Offset 0x0350 - PrmrrSize |
| Enable/Disable. 0: Disable, define default value of PrmrrSize , 1: enable |
| **/ |
| UINT32 PrmrrSize; |
| |
| /** Offset 0x0354 - SinitMemorySize |
| Enable/Disable. 0: Disable, define default value of SinitMemorySize , 1: enable |
| **/ |
| UINT32 SinitMemorySize; |
| |
| /** Offset 0x0358 - Reserved |
| **/ |
| UINT8 Reserved21[8]; |
| |
| /** Offset 0x0360 - TxtHeapMemorySize |
| Enable/Disable. 0: Disable, define default value of TxtHeapMemorySize , 1: enable |
| **/ |
| UINT32 TxtHeapMemorySize; |
| |
| /** Offset 0x0364 - TxtDprMemorySize |
| Enable/Disable. 0: Disable, define default value of TxtDprMemorySize , 1: enable |
| **/ |
| UINT32 TxtDprMemorySize; |
| |
| /** Offset 0x0368 - Reserved |
| **/ |
| UINT8 Reserved22[522]; |
| |
| /** Offset 0x0572 - Number of RsvdSmbusAddressTable. |
| The number of elements in the RsvdSmbusAddressTable. |
| **/ |
| UINT8 PchNumRsvdSmbusAddresses; |
| |
| /** Offset 0x0573 - Reserved |
| **/ |
| UINT8 Reserved23[4]; |
| |
| /** Offset 0x0577 - Usage type for ClkSrc |
| 0-23: PCH rootport, 0x40-0x43: PEG port, 0x70:LAN, 0x80: unspecified but in use |
| (free running), 0xFF: not used |
| **/ |
| UINT8 PcieClkSrcUsage[16]; |
| |
| /** Offset 0x0587 - ClkReq-to-ClkSrc mapping |
| Number of ClkReq signal assigned to ClkSrc |
| **/ |
| UINT8 PcieClkSrcClkReq[16]; |
| |
| /** Offset 0x0597 - Reserved |
| **/ |
| UINT8 Reserved24[5]; |
| |
| /** Offset 0x059C - Enable PCIE RP Mask |
| Enable/disable PCIE Root Ports. 0: disable, 1: enable. One bit for each port, bit0 |
| for port1, bit1 for port2, and so on. |
| **/ |
| UINT32 PcieRpEnableMask; |
| |
| /** Offset 0x05A0 - Debug Interfaces |
| Debug Interfaces. BIT0-RAM, BIT1-UART, BIT3-USB3, BIT4-Serial IO, BIT5-TraceHub, |
| BIT2 - Not used. |
| **/ |
| UINT8 PcdDebugInterfaceFlags; |
| |
| /** Offset 0x05A1 - Serial Io Uart Debug Controller Number |
| Select SerialIo Uart Controller for debug. Note: If UART0 is selected as CNVi BT |
| Core interface, it cannot be used for debug purpose. |
| 0:SerialIoUart0, 1:SerialIoUart1, 2:SerialIoUart2 |
| **/ |
| UINT8 SerialIoUartDebugControllerNumber; |
| |
| /** Offset 0x05A2 - Reserved |
| **/ |
| UINT8 Reserved25[14]; |
| |
| /** Offset 0x05B0 - ISA Serial Base selection |
| Select ISA Serial Base address. Default is 0x3F8. |
| 0:0x3F8, 1:0x2F8 |
| **/ |
| UINT8 PcdIsaSerialUartBase; |
| |
| /** Offset 0x05B1 - Reserved |
| **/ |
| UINT8 Reserved26[4]; |
| |
| /** Offset 0x05B5 - MRC Safe Config |
| Enables/Disable MRC Safe Config |
| $EN_DIS |
| **/ |
| UINT8 MrcSafeConfig; |
| |
| /** Offset 0x05B6 - TCSS Thunderbolt PCIE Root Port 0 Enable |
| Set TCSS Thunderbolt PCIE Root Port 0. 0:Disabled 1:Enabled |
| $EN_DIS |
| **/ |
| UINT8 TcssItbtPcie0En; |
| |
| /** Offset 0x05B7 - TCSS Thunderbolt PCIE Root Port 1 Enable |
| Set TCSS Thunderbolt PCIE Root Port 1. 0:Disabled 1:Enabled |
| $EN_DIS |
| **/ |
| UINT8 TcssItbtPcie1En; |
| |
| /** Offset 0x05B8 - TCSS Thunderbolt PCIE Root Port 2 Enable |
| Set TCSS Thunderbolt PCIE Root Port 2. 0:Disabled 1:Enabled |
| $EN_DIS |
| **/ |
| UINT8 TcssItbtPcie2En; |
| |
| /** Offset 0x05B9 - TCSS Thunderbolt PCIE Root Port 3 Enable |
| Set TCSS Thunderbolt PCIE Root Port 3. 0:Disabled 1:Enabled |
| $EN_DIS |
| **/ |
| UINT8 TcssItbtPcie3En; |
| |
| /** Offset 0x05BA - TCSS USB HOST (xHCI) Enable |
| Set TCSS XHCI. 0:Disabled 1:Enabled - Must be enabled if xDCI is enabled below |
| $EN_DIS |
| **/ |
| UINT8 TcssXhciEn; |
| |
| /** Offset 0x05BB - TCSS USB DEVICE (xDCI) Enable |
| Set TCSS XDCI. 0:Disabled 1:Enabled - xHCI must be enabled if xDCI is enabled |
| $EN_DIS |
| **/ |
| UINT8 TcssXdciEn; |
| |
| /** Offset 0x05BC - Reserved |
| **/ |
| UINT8 Reserved27[4]; |
| |
| /** Offset 0x05C0 - Early Command Training |
| Enables/Disable Early Command Training |
| $EN_DIS |
| **/ |
| UINT8 ECT; |
| |
| /** Offset 0x05C1 - Reserved |
| **/ |
| UINT8 Reserved28[109]; |
| |
| /** Offset 0x062E - Ch Hash Mask |
| Set the BIT(s) to be included in the XOR function. NOTE BIT mask corresponds to |
| BITS [19:6] Default is 0x0830 |
| **/ |
| UINT16 ChHashMask; |
| |
| /** Offset 0x0630 - Reserved |
| **/ |
| UINT8 Reserved29[62]; |
| |
| /** Offset 0x066E - PcdSerialDebugLevel |
| Serial Debug Message Level. 0:Disable, 1:Error Only, 2:Error & Warnings, 3:Load, |
| Error, Warnings & Info, 4:Load, Error, Warnings, Info & Event, 5:Load, Error, Warnings, |
| Info & Verbose. |
| 0:Disable, 1:Error Only, 2:Error and Warnings, 3:Load Error Warnings and Info, 4:Load |
| Error Warnings and Info & Event, 5:Load Error Warnings Info and Verbose |
| **/ |
| UINT8 PcdSerialDebugLevel; |
| |
| /** Offset 0x066F - Reserved |
| **/ |
| UINT8 Reserved30[2]; |
| |
| /** Offset 0x0671 - Safe Mode Support |
| This option configures the varous items in the IO and MC to be more conservative.(def=Disable) |
| $EN_DIS |
| **/ |
| UINT8 SafeMode; |
| |
| /** Offset 0x0672 - Reserved |
| **/ |
| UINT8 Reserved31[2]; |
| |
| /** Offset 0x0674 - TCSS USB Port Enable |
| Bitmap for per port enabling |
| **/ |
| UINT8 UsbTcPortEnPreMem; |
| |
| /** Offset 0x0675 - Reserved |
| **/ |
| UINT8 Reserved32[80]; |
| |
| /** Offset 0x06C5 - Skip external display device scanning |
| Enable: Do not scan for external display device, Disable (Default): Scan external |
| display devices |
| $EN_DIS |
| **/ |
| UINT8 SkipExtGfxScan; |
| |
| /** Offset 0x06C6 - Reserved |
| **/ |
| UINT8 Reserved33[2]; |
| |
| /** Offset 0x06C8 - Lock PCU Thermal Management registers |
| Lock PCU Thermal Management registers. Enable(Default)=1, Disable=0 |
| $EN_DIS |
| **/ |
| UINT8 LockPTMregs; |
| |
| /** Offset 0x06C9 - Reserved |
| **/ |
| UINT8 Reserved34[122]; |
| |
| /** Offset 0x0743 - Enable HD Audio Link |
| Enable/disable HD Audio Link. Muxed with SSP0/SSP1/SNDW1. |
| $EN_DIS |
| **/ |
| UINT8 PchHdaAudioLinkHdaEnable; |
| |
| /** Offset 0x0744 - Reserved |
| **/ |
| UINT8 Reserved35[3]; |
| |
| /** Offset 0x0747 - Enable HD Audio DMIC_N Link |
| Enable/disable HD Audio DMIC1 link. Muxed with SNDW3. |
| **/ |
| UINT8 PchHdaAudioLinkDmicEnable[2]; |
| |
| /** Offset 0x0749 - Reserved |
| **/ |
| UINT8 Reserved36[3]; |
| |
| /** Offset 0x074C - DMIC<N> ClkA Pin Muxing (N - DMIC number) |
| Determines DMIC<N> ClkA Pin muxing. See GPIO_*_MUXING_DMIC<N>_CLKA_* |
| **/ |
| UINT32 PchHdaAudioLinkDmicClkAPinMux[2]; |
| |
| /** Offset 0x0754 - DMIC<N> ClkB Pin Muxing |
| Determines DMIC<N> ClkA Pin muxing. See GPIO_*_MUXING_DMIC<N>_CLKB_* |
| **/ |
| UINT32 PchHdaAudioLinkDmicClkBPinMux[2]; |
| |
| /** Offset 0x075C - Enable HD Audio DSP |
| Enable/disable HD Audio DSP feature. |
| $EN_DIS |
| **/ |
| UINT8 PchHdaDspEnable; |
| |
| /** Offset 0x075D - Reserved |
| **/ |
| UINT8 Reserved37[3]; |
| |
| /** Offset 0x0760 - DMIC<N> Data Pin Muxing |
| Determines DMIC<N> Data Pin muxing. See GPIO_*_MUXING_DMIC<N>_DATA_* |
| **/ |
| UINT32 PchHdaAudioLinkDmicDataPinMux[2]; |
| |
| /** Offset 0x0768 - Enable HD Audio SSP0 Link |
| Enable/disable HD Audio SSP_N/I2S link. Muxed with HDA. N-number 0-5 |
| **/ |
| UINT8 PchHdaAudioLinkSspEnable[6]; |
| |
| /** Offset 0x076E - Enable HD Audio SoundWire#N Link |
| Enable/disable HD Audio SNDW#N link. Muxed with HDA. |
| **/ |
| UINT8 PchHdaAudioLinkSndwEnable[4]; |
| |
| /** Offset 0x0772 - iDisp-Link Frequency |
| iDisp-Link Freq (PCH_HDAUDIO_LINK_FREQUENCY enum): 4: 96MHz, 3: 48MHz. |
| 4: 96MHz, 3: 48MHz |
| **/ |
| UINT8 PchHdaIDispLinkFrequency; |
| |
| /** Offset 0x0773 - iDisp-Link T-mode |
| iDisp-Link T-Mode (PCH_HDAUDIO_IDISP_TMODE enum): 0: 2T, 2: 4T, 3: 8T, 4: 16T |
| 0: 2T, 2: 4T, 3: 8T, 4: 16T |
| **/ |
| UINT8 PchHdaIDispLinkTmode; |
| |
| /** Offset 0x0774 - iDisplay Audio Codec disconnection |
| 0: Not disconnected, enumerable, 1: Disconnected SDI, not enumerable. |
| $EN_DIS |
| **/ |
| UINT8 PchHdaIDispCodecDisconnect; |
| |
| /** Offset 0x0775 - Reserved |
| **/ |
| UINT8 Reserved38[355]; |
| } FSP_M_CONFIG; |
| |
| /** Fsp M UPD Configuration |
| **/ |
| typedef struct { |
| |
| /** Offset 0x0000 |
| **/ |
| FSP_UPD_HEADER FspUpdHeader; |
| |
| /** Offset 0x0020 |
| **/ |
| FSPM_ARCH_UPD FspmArchUpd; |
| |
| /** Offset 0x0040 |
| **/ |
| FSP_M_CONFIG FspmConfig; |
| |
| /** Offset 0x08D8 |
| **/ |
| UINT8 UnusedUpdSpace24[6]; |
| |
| /** Offset 0x08DE |
| **/ |
| UINT16 UpdTerminator; |
| } FSPM_UPD; |
| |
| #pragma pack() |
| |
| #endif |