| /* |
| * TI DaVinci DM365 chip specific setup |
| * |
| * Copyright (C) 2009 Texas Instruments |
| * |
| * This program is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation version 2. |
| * |
| * This program is distributed "as is" WITHOUT ANY WARRANTY of any |
| * kind, whether express or implied; without even the implied warranty |
| * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| */ |
| |
| #include <linux/clk-provider.h> |
| #include <linux/clk/davinci.h> |
| #include <linux/clkdev.h> |
| #include <linux/dma-mapping.h> |
| #include <linux/dmaengine.h> |
| #include <linux/init.h> |
| #include <linux/io.h> |
| #include <linux/irqchip/irq-davinci-aintc.h> |
| #include <linux/platform_data/edma.h> |
| #include <linux/platform_data/gpio-davinci.h> |
| #include <linux/platform_data/keyscan-davinci.h> |
| #include <linux/platform_data/spi-davinci.h> |
| #include <linux/platform_device.h> |
| #include <linux/serial_8250.h> |
| #include <linux/spi/spi.h> |
| |
| #include <asm/mach/map.h> |
| |
| #include <mach/common.h> |
| #include <mach/cputype.h> |
| #include <mach/mux.h> |
| #include <mach/serial.h> |
| #include <mach/time.h> |
| |
| #include "asp.h" |
| #include "davinci.h" |
| #include "irqs.h" |
| #include "mux.h" |
| |
| #define DM365_REF_FREQ 24000000 /* 24 MHz on the DM365 EVM */ |
| #define DM365_RTC_BASE 0x01c69000 |
| #define DM365_KEYSCAN_BASE 0x01c69400 |
| #define DM365_OSD_BASE 0x01c71c00 |
| #define DM365_VENC_BASE 0x01c71e00 |
| #define DAVINCI_DM365_VC_BASE 0x01d0c000 |
| #define DAVINCI_DMA_VC_TX 2 |
| #define DAVINCI_DMA_VC_RX 3 |
| #define DM365_EMAC_BASE 0x01d07000 |
| #define DM365_EMAC_MDIO_BASE (DM365_EMAC_BASE + 0x4000) |
| #define DM365_EMAC_CNTRL_OFFSET 0x0000 |
| #define DM365_EMAC_CNTRL_MOD_OFFSET 0x3000 |
| #define DM365_EMAC_CNTRL_RAM_OFFSET 0x1000 |
| #define DM365_EMAC_CNTRL_RAM_SIZE 0x2000 |
| |
| #define INTMUX 0x18 |
| #define EVTMUX 0x1c |
| |
| |
| static const struct mux_config dm365_pins[] = { |
| #ifdef CONFIG_DAVINCI_MUX |
| MUX_CFG(DM365, MMCSD0, 0, 24, 1, 0, false) |
| |
| MUX_CFG(DM365, SD1_CLK, 0, 16, 3, 1, false) |
| MUX_CFG(DM365, SD1_CMD, 4, 30, 3, 1, false) |
| MUX_CFG(DM365, SD1_DATA3, 4, 28, 3, 1, false) |
| MUX_CFG(DM365, SD1_DATA2, 4, 26, 3, 1, false) |
| MUX_CFG(DM365, SD1_DATA1, 4, 24, 3, 1, false) |
| MUX_CFG(DM365, SD1_DATA0, 4, 22, 3, 1, false) |
| |
| MUX_CFG(DM365, I2C_SDA, 3, 23, 3, 2, false) |
| MUX_CFG(DM365, I2C_SCL, 3, 21, 3, 2, false) |
| |
| MUX_CFG(DM365, AEMIF_AR_A14, 2, 0, 3, 1, false) |
| MUX_CFG(DM365, AEMIF_AR_BA0, 2, 0, 3, 2, false) |
| MUX_CFG(DM365, AEMIF_A3, 2, 2, 3, 1, false) |
| MUX_CFG(DM365, AEMIF_A7, 2, 4, 3, 1, false) |
| MUX_CFG(DM365, AEMIF_D15_8, 2, 6, 1, 1, false) |
| MUX_CFG(DM365, AEMIF_CE0, 2, 7, 1, 0, false) |
| MUX_CFG(DM365, AEMIF_CE1, 2, 8, 1, 0, false) |
| MUX_CFG(DM365, AEMIF_WE_OE, 2, 9, 1, 0, false) |
| |
| MUX_CFG(DM365, MCBSP0_BDX, 0, 23, 1, 1, false) |
| MUX_CFG(DM365, MCBSP0_X, 0, 22, 1, 1, false) |
| MUX_CFG(DM365, MCBSP0_BFSX, 0, 21, 1, 1, false) |
| MUX_CFG(DM365, MCBSP0_BDR, 0, 20, 1, 1, false) |
| MUX_CFG(DM365, MCBSP0_R, 0, 19, 1, 1, false) |
| MUX_CFG(DM365, MCBSP0_BFSR, 0, 18, 1, 1, false) |
| |
| MUX_CFG(DM365, SPI0_SCLK, 3, 28, 1, 1, false) |
| MUX_CFG(DM365, SPI0_SDI, 3, 26, 3, 1, false) |
| MUX_CFG(DM365, SPI0_SDO, 3, 25, 1, 1, false) |
| MUX_CFG(DM365, SPI0_SDENA0, 3, 29, 3, 1, false) |
| MUX_CFG(DM365, SPI0_SDENA1, 3, 26, 3, 2, false) |
| |
| MUX_CFG(DM365, UART0_RXD, 3, 20, 1, 1, false) |
| MUX_CFG(DM365, UART0_TXD, 3, 19, 1, 1, false) |
| MUX_CFG(DM365, UART1_RXD, 3, 17, 3, 2, false) |
| MUX_CFG(DM365, UART1_TXD, 3, 15, 3, 2, false) |
| MUX_CFG(DM365, UART1_RTS, 3, 23, 3, 1, false) |
| MUX_CFG(DM365, UART1_CTS, 3, 21, 3, 1, false) |
| |
| MUX_CFG(DM365, EMAC_TX_EN, 3, 17, 3, 1, false) |
| MUX_CFG(DM365, EMAC_TX_CLK, 3, 15, 3, 1, false) |
| MUX_CFG(DM365, EMAC_COL, 3, 14, 1, 1, false) |
| MUX_CFG(DM365, EMAC_TXD3, 3, 13, 1, 1, false) |
| MUX_CFG(DM365, EMAC_TXD2, 3, 12, 1, 1, false) |
| MUX_CFG(DM365, EMAC_TXD1, 3, 11, 1, 1, false) |
| MUX_CFG(DM365, EMAC_TXD0, 3, 10, 1, 1, false) |
| MUX_CFG(DM365, EMAC_RXD3, 3, 9, 1, 1, false) |
| MUX_CFG(DM365, EMAC_RXD2, 3, 8, 1, 1, false) |
| MUX_CFG(DM365, EMAC_RXD1, 3, 7, 1, 1, false) |
| MUX_CFG(DM365, EMAC_RXD0, 3, 6, 1, 1, false) |
| MUX_CFG(DM365, EMAC_RX_CLK, 3, 5, 1, 1, false) |
| MUX_CFG(DM365, EMAC_RX_DV, 3, 4, 1, 1, false) |
| MUX_CFG(DM365, EMAC_RX_ER, 3, 3, 1, 1, false) |
| MUX_CFG(DM365, EMAC_CRS, 3, 2, 1, 1, false) |
| MUX_CFG(DM365, EMAC_MDIO, 3, 1, 1, 1, false) |
| MUX_CFG(DM365, EMAC_MDCLK, 3, 0, 1, 1, false) |
| |
| MUX_CFG(DM365, KEYSCAN, 2, 0, 0x3f, 0x3f, false) |
| |
| MUX_CFG(DM365, PWM0, 1, 0, 3, 2, false) |
| MUX_CFG(DM365, PWM0_G23, 3, 26, 3, 3, false) |
| MUX_CFG(DM365, PWM1, 1, 2, 3, 2, false) |
| MUX_CFG(DM365, PWM1_G25, 3, 29, 3, 2, false) |
| MUX_CFG(DM365, PWM2_G87, 1, 10, 3, 2, false) |
| MUX_CFG(DM365, PWM2_G88, 1, 8, 3, 2, false) |
| MUX_CFG(DM365, PWM2_G89, 1, 6, 3, 2, false) |
| MUX_CFG(DM365, PWM2_G90, 1, 4, 3, 2, false) |
| MUX_CFG(DM365, PWM3_G80, 1, 20, 3, 3, false) |
| MUX_CFG(DM365, PWM3_G81, 1, 18, 3, 3, false) |
| MUX_CFG(DM365, PWM3_G85, 1, 14, 3, 2, false) |
| MUX_CFG(DM365, PWM3_G86, 1, 12, 3, 2, false) |
| |
| MUX_CFG(DM365, SPI1_SCLK, 4, 2, 3, 1, false) |
| MUX_CFG(DM365, SPI1_SDI, 3, 31, 1, 1, false) |
| MUX_CFG(DM365, SPI1_SDO, 4, 0, 3, 1, false) |
| MUX_CFG(DM365, SPI1_SDENA0, 4, 4, 3, 1, false) |
| MUX_CFG(DM365, SPI1_SDENA1, 4, 0, 3, 2, false) |
| |
| MUX_CFG(DM365, SPI2_SCLK, 4, 10, 3, 1, false) |
| MUX_CFG(DM365, SPI2_SDI, 4, 6, 3, 1, false) |
| MUX_CFG(DM365, SPI2_SDO, 4, 8, 3, 1, false) |
| MUX_CFG(DM365, SPI2_SDENA0, 4, 12, 3, 1, false) |
| MUX_CFG(DM365, SPI2_SDENA1, 4, 8, 3, 2, false) |
| |
| MUX_CFG(DM365, SPI3_SCLK, 0, 0, 3, 2, false) |
| MUX_CFG(DM365, SPI3_SDI, 0, 2, 3, 2, false) |
| MUX_CFG(DM365, SPI3_SDO, 0, 6, 3, 2, false) |
| MUX_CFG(DM365, SPI3_SDENA0, 0, 4, 3, 2, false) |
| MUX_CFG(DM365, SPI3_SDENA1, 0, 6, 3, 3, false) |
| |
| MUX_CFG(DM365, SPI4_SCLK, 4, 18, 3, 1, false) |
| MUX_CFG(DM365, SPI4_SDI, 4, 14, 3, 1, false) |
| MUX_CFG(DM365, SPI4_SDO, 4, 16, 3, 1, false) |
| MUX_CFG(DM365, SPI4_SDENA0, 4, 20, 3, 1, false) |
| MUX_CFG(DM365, SPI4_SDENA1, 4, 16, 3, 2, false) |
| |
| MUX_CFG(DM365, CLKOUT0, 4, 20, 3, 3, false) |
| MUX_CFG(DM365, CLKOUT1, 4, 16, 3, 3, false) |
| MUX_CFG(DM365, CLKOUT2, 4, 8, 3, 3, false) |
| |
| MUX_CFG(DM365, GPIO20, 3, 21, 3, 0, false) |
| MUX_CFG(DM365, GPIO30, 4, 6, 3, 0, false) |
| MUX_CFG(DM365, GPIO31, 4, 8, 3, 0, false) |
| MUX_CFG(DM365, GPIO32, 4, 10, 3, 0, false) |
| MUX_CFG(DM365, GPIO33, 4, 12, 3, 0, false) |
| MUX_CFG(DM365, GPIO40, 4, 26, 3, 0, false) |
| MUX_CFG(DM365, GPIO64_57, 2, 6, 1, 0, false) |
| |
| MUX_CFG(DM365, VOUT_FIELD, 1, 18, 3, 1, false) |
| MUX_CFG(DM365, VOUT_FIELD_G81, 1, 18, 3, 0, false) |
| MUX_CFG(DM365, VOUT_HVSYNC, 1, 16, 1, 0, false) |
| MUX_CFG(DM365, VOUT_COUTL_EN, 1, 0, 0xff, 0x55, false) |
| MUX_CFG(DM365, VOUT_COUTH_EN, 1, 8, 0xff, 0x55, false) |
| MUX_CFG(DM365, VIN_CAM_WEN, 0, 14, 3, 0, false) |
| MUX_CFG(DM365, VIN_CAM_VD, 0, 13, 1, 0, false) |
| MUX_CFG(DM365, VIN_CAM_HD, 0, 12, 1, 0, false) |
| MUX_CFG(DM365, VIN_YIN4_7_EN, 0, 0, 0xff, 0, false) |
| MUX_CFG(DM365, VIN_YIN0_3_EN, 0, 8, 0xf, 0, false) |
| |
| INT_CFG(DM365, INT_EDMA_CC, 2, 1, 1, false) |
| INT_CFG(DM365, INT_EDMA_TC0_ERR, 3, 1, 1, false) |
| INT_CFG(DM365, INT_EDMA_TC1_ERR, 4, 1, 1, false) |
| INT_CFG(DM365, INT_EDMA_TC2_ERR, 22, 1, 1, false) |
| INT_CFG(DM365, INT_EDMA_TC3_ERR, 23, 1, 1, false) |
| INT_CFG(DM365, INT_PRTCSS, 10, 1, 1, false) |
| INT_CFG(DM365, INT_EMAC_RXTHRESH, 14, 1, 1, false) |
| INT_CFG(DM365, INT_EMAC_RXPULSE, 15, 1, 1, false) |
| INT_CFG(DM365, INT_EMAC_TXPULSE, 16, 1, 1, false) |
| INT_CFG(DM365, INT_EMAC_MISCPULSE, 17, 1, 1, false) |
| INT_CFG(DM365, INT_IMX0_ENABLE, 0, 1, 0, false) |
| INT_CFG(DM365, INT_IMX0_DISABLE, 0, 1, 1, false) |
| INT_CFG(DM365, INT_HDVICP_ENABLE, 0, 1, 1, false) |
| INT_CFG(DM365, INT_HDVICP_DISABLE, 0, 1, 0, false) |
| INT_CFG(DM365, INT_IMX1_ENABLE, 24, 1, 1, false) |
| INT_CFG(DM365, INT_IMX1_DISABLE, 24, 1, 0, false) |
| INT_CFG(DM365, INT_NSF_ENABLE, 25, 1, 1, false) |
| INT_CFG(DM365, INT_NSF_DISABLE, 25, 1, 0, false) |
| |
| EVT_CFG(DM365, EVT2_ASP_TX, 0, 1, 0, false) |
| EVT_CFG(DM365, EVT3_ASP_RX, 1, 1, 0, false) |
| EVT_CFG(DM365, EVT2_VC_TX, 0, 1, 1, false) |
| EVT_CFG(DM365, EVT3_VC_RX, 1, 1, 1, false) |
| #endif |
| }; |
| |
| static u64 dm365_spi0_dma_mask = DMA_BIT_MASK(32); |
| |
| static struct davinci_spi_platform_data dm365_spi0_pdata = { |
| .version = SPI_VERSION_1, |
| .num_chipselect = 2, |
| .dma_event_q = EVENTQ_3, |
| .prescaler_limit = 1, |
| }; |
| |
| static struct resource dm365_spi0_resources[] = { |
| { |
| .start = 0x01c66000, |
| .end = 0x01c667ff, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_SPIINT0_0), |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device dm365_spi0_device = { |
| .name = "spi_davinci", |
| .id = 0, |
| .dev = { |
| .dma_mask = &dm365_spi0_dma_mask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = &dm365_spi0_pdata, |
| }, |
| .num_resources = ARRAY_SIZE(dm365_spi0_resources), |
| .resource = dm365_spi0_resources, |
| }; |
| |
| void __init dm365_init_spi0(unsigned chipselect_mask, |
| const struct spi_board_info *info, unsigned len) |
| { |
| davinci_cfg_reg(DM365_SPI0_SCLK); |
| davinci_cfg_reg(DM365_SPI0_SDI); |
| davinci_cfg_reg(DM365_SPI0_SDO); |
| |
| /* not all slaves will be wired up */ |
| if (chipselect_mask & BIT(0)) |
| davinci_cfg_reg(DM365_SPI0_SDENA0); |
| if (chipselect_mask & BIT(1)) |
| davinci_cfg_reg(DM365_SPI0_SDENA1); |
| |
| spi_register_board_info(info, len); |
| |
| platform_device_register(&dm365_spi0_device); |
| } |
| |
| static struct resource dm365_gpio_resources[] = { |
| { /* registers */ |
| .start = DAVINCI_GPIO_BASE, |
| .end = DAVINCI_GPIO_BASE + SZ_4K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { /* interrupt */ |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO0), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO0), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO1), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO1), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO2), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO2), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO3), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO3), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO4), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO4), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO5), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO5), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO6), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO6), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO7), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_GPIO7), |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct davinci_gpio_platform_data dm365_gpio_platform_data = { |
| .no_auto_base = true, |
| .base = 0, |
| .ngpio = 104, |
| .gpio_unbanked = 8, |
| }; |
| |
| int __init dm365_gpio_register(void) |
| { |
| return davinci_gpio_register(dm365_gpio_resources, |
| ARRAY_SIZE(dm365_gpio_resources), |
| &dm365_gpio_platform_data); |
| } |
| |
| static struct emac_platform_data dm365_emac_pdata = { |
| .ctrl_reg_offset = DM365_EMAC_CNTRL_OFFSET, |
| .ctrl_mod_reg_offset = DM365_EMAC_CNTRL_MOD_OFFSET, |
| .ctrl_ram_offset = DM365_EMAC_CNTRL_RAM_OFFSET, |
| .ctrl_ram_size = DM365_EMAC_CNTRL_RAM_SIZE, |
| .version = EMAC_VERSION_2, |
| }; |
| |
| static struct resource dm365_emac_resources[] = { |
| { |
| .start = DM365_EMAC_BASE, |
| .end = DM365_EMAC_BASE + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_EMAC_RXTHRESH), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_EMAC_RXTHRESH), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_EMAC_RXPULSE), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_EMAC_RXPULSE), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_EMAC_TXPULSE), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_EMAC_TXPULSE), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_EMAC_MISCPULSE), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_EMAC_MISCPULSE), |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device dm365_emac_device = { |
| .name = "davinci_emac", |
| .id = 1, |
| .dev = { |
| .platform_data = &dm365_emac_pdata, |
| }, |
| .num_resources = ARRAY_SIZE(dm365_emac_resources), |
| .resource = dm365_emac_resources, |
| }; |
| |
| static struct resource dm365_mdio_resources[] = { |
| { |
| .start = DM365_EMAC_MDIO_BASE, |
| .end = DM365_EMAC_MDIO_BASE + SZ_4K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| }; |
| |
| static struct platform_device dm365_mdio_device = { |
| .name = "davinci_mdio", |
| .id = 0, |
| .num_resources = ARRAY_SIZE(dm365_mdio_resources), |
| .resource = dm365_mdio_resources, |
| }; |
| |
| static u8 dm365_default_priorities[DAVINCI_N_AINTC_IRQ] = { |
| [IRQ_VDINT0] = 2, |
| [IRQ_VDINT1] = 6, |
| [IRQ_VDINT2] = 6, |
| [IRQ_HISTINT] = 6, |
| [IRQ_H3AINT] = 6, |
| [IRQ_PRVUINT] = 6, |
| [IRQ_RSZINT] = 6, |
| [IRQ_DM365_INSFINT] = 7, |
| [IRQ_VENCINT] = 6, |
| [IRQ_ASQINT] = 6, |
| [IRQ_IMXINT] = 6, |
| [IRQ_DM365_IMCOPINT] = 4, |
| [IRQ_USBINT] = 4, |
| [IRQ_DM365_RTOINT] = 7, |
| [IRQ_DM365_TINT5] = 7, |
| [IRQ_DM365_TINT6] = 5, |
| [IRQ_CCINT0] = 5, |
| [IRQ_CCERRINT] = 5, |
| [IRQ_TCERRINT0] = 5, |
| [IRQ_TCERRINT] = 7, |
| [IRQ_PSCIN] = 4, |
| [IRQ_DM365_SPINT2_1] = 7, |
| [IRQ_DM365_TINT7] = 7, |
| [IRQ_DM365_SDIOINT0] = 7, |
| [IRQ_MBXINT] = 7, |
| [IRQ_MBRINT] = 7, |
| [IRQ_MMCINT] = 7, |
| [IRQ_DM365_MMCINT1] = 7, |
| [IRQ_DM365_PWMINT3] = 7, |
| [IRQ_AEMIFINT] = 2, |
| [IRQ_DM365_SDIOINT1] = 2, |
| [IRQ_TINT0_TINT12] = 7, |
| [IRQ_TINT0_TINT34] = 7, |
| [IRQ_TINT1_TINT12] = 7, |
| [IRQ_TINT1_TINT34] = 7, |
| [IRQ_PWMINT0] = 7, |
| [IRQ_PWMINT1] = 3, |
| [IRQ_PWMINT2] = 3, |
| [IRQ_I2C] = 3, |
| [IRQ_UARTINT0] = 3, |
| [IRQ_UARTINT1] = 3, |
| [IRQ_DM365_RTCINT] = 3, |
| [IRQ_DM365_SPIINT0_0] = 3, |
| [IRQ_DM365_SPIINT3_0] = 3, |
| [IRQ_DM365_GPIO0] = 3, |
| [IRQ_DM365_GPIO1] = 7, |
| [IRQ_DM365_GPIO2] = 4, |
| [IRQ_DM365_GPIO3] = 4, |
| [IRQ_DM365_GPIO4] = 7, |
| [IRQ_DM365_GPIO5] = 7, |
| [IRQ_DM365_GPIO6] = 7, |
| [IRQ_DM365_GPIO7] = 7, |
| [IRQ_DM365_EMAC_RXTHRESH] = 7, |
| [IRQ_DM365_EMAC_RXPULSE] = 7, |
| [IRQ_DM365_EMAC_TXPULSE] = 7, |
| [IRQ_DM365_EMAC_MISCPULSE] = 7, |
| [IRQ_DM365_GPIO12] = 7, |
| [IRQ_DM365_GPIO13] = 7, |
| [IRQ_DM365_GPIO14] = 7, |
| [IRQ_DM365_GPIO15] = 7, |
| [IRQ_DM365_KEYINT] = 7, |
| [IRQ_DM365_TCERRINT2] = 7, |
| [IRQ_DM365_TCERRINT3] = 7, |
| [IRQ_DM365_EMUINT] = 7, |
| }; |
| |
| /* Four Transfer Controllers on DM365 */ |
| static s8 dm365_queue_priority_mapping[][2] = { |
| /* {event queue no, Priority} */ |
| {0, 7}, |
| {1, 7}, |
| {2, 7}, |
| {3, 0}, |
| {-1, -1}, |
| }; |
| |
| static const struct dma_slave_map dm365_edma_map[] = { |
| { "davinci-mcbsp", "tx", EDMA_FILTER_PARAM(0, 2) }, |
| { "davinci-mcbsp", "rx", EDMA_FILTER_PARAM(0, 3) }, |
| { "davinci_voicecodec", "tx", EDMA_FILTER_PARAM(0, 2) }, |
| { "davinci_voicecodec", "rx", EDMA_FILTER_PARAM(0, 3) }, |
| { "spi_davinci.2", "tx", EDMA_FILTER_PARAM(0, 10) }, |
| { "spi_davinci.2", "rx", EDMA_FILTER_PARAM(0, 11) }, |
| { "spi_davinci.1", "tx", EDMA_FILTER_PARAM(0, 14) }, |
| { "spi_davinci.1", "rx", EDMA_FILTER_PARAM(0, 15) }, |
| { "spi_davinci.0", "tx", EDMA_FILTER_PARAM(0, 16) }, |
| { "spi_davinci.0", "rx", EDMA_FILTER_PARAM(0, 17) }, |
| { "spi_davinci.3", "tx", EDMA_FILTER_PARAM(0, 18) }, |
| { "spi_davinci.3", "rx", EDMA_FILTER_PARAM(0, 19) }, |
| { "da830-mmc.0", "rx", EDMA_FILTER_PARAM(0, 26) }, |
| { "da830-mmc.0", "tx", EDMA_FILTER_PARAM(0, 27) }, |
| { "da830-mmc.1", "rx", EDMA_FILTER_PARAM(0, 30) }, |
| { "da830-mmc.1", "tx", EDMA_FILTER_PARAM(0, 31) }, |
| }; |
| |
| static struct edma_soc_info dm365_edma_pdata = { |
| .queue_priority_mapping = dm365_queue_priority_mapping, |
| .default_queue = EVENTQ_3, |
| .slave_map = dm365_edma_map, |
| .slavecnt = ARRAY_SIZE(dm365_edma_map), |
| }; |
| |
| static struct resource edma_resources[] = { |
| { |
| .name = "edma3_cc", |
| .start = 0x01c00000, |
| .end = 0x01c00000 + SZ_64K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .name = "edma3_tc0", |
| .start = 0x01c10000, |
| .end = 0x01c10000 + SZ_1K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .name = "edma3_tc1", |
| .start = 0x01c10400, |
| .end = 0x01c10400 + SZ_1K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .name = "edma3_tc2", |
| .start = 0x01c10800, |
| .end = 0x01c10800 + SZ_1K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .name = "edma3_tc3", |
| .start = 0x01c10c00, |
| .end = 0x01c10c00 + SZ_1K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .name = "edma3_ccint", |
| .start = DAVINCI_INTC_IRQ(IRQ_CCINT0), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .name = "edma3_ccerrint", |
| .start = DAVINCI_INTC_IRQ(IRQ_CCERRINT), |
| .flags = IORESOURCE_IRQ, |
| }, |
| /* not using TC*_ERR */ |
| }; |
| |
| static const struct platform_device_info dm365_edma_device __initconst = { |
| .name = "edma", |
| .id = 0, |
| .dma_mask = DMA_BIT_MASK(32), |
| .res = edma_resources, |
| .num_res = ARRAY_SIZE(edma_resources), |
| .data = &dm365_edma_pdata, |
| .size_data = sizeof(dm365_edma_pdata), |
| }; |
| |
| static struct resource dm365_asp_resources[] = { |
| { |
| .name = "mpu", |
| .start = DAVINCI_DM365_ASP0_BASE, |
| .end = DAVINCI_DM365_ASP0_BASE + SZ_8K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .start = DAVINCI_DMA_ASP0_TX, |
| .end = DAVINCI_DMA_ASP0_TX, |
| .flags = IORESOURCE_DMA, |
| }, |
| { |
| .start = DAVINCI_DMA_ASP0_RX, |
| .end = DAVINCI_DMA_ASP0_RX, |
| .flags = IORESOURCE_DMA, |
| }, |
| }; |
| |
| static struct platform_device dm365_asp_device = { |
| .name = "davinci-mcbsp", |
| .id = -1, |
| .num_resources = ARRAY_SIZE(dm365_asp_resources), |
| .resource = dm365_asp_resources, |
| }; |
| |
| static struct resource dm365_vc_resources[] = { |
| { |
| .start = DAVINCI_DM365_VC_BASE, |
| .end = DAVINCI_DM365_VC_BASE + SZ_1K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .start = DAVINCI_DMA_VC_TX, |
| .end = DAVINCI_DMA_VC_TX, |
| .flags = IORESOURCE_DMA, |
| }, |
| { |
| .start = DAVINCI_DMA_VC_RX, |
| .end = DAVINCI_DMA_VC_RX, |
| .flags = IORESOURCE_DMA, |
| }, |
| }; |
| |
| static struct platform_device dm365_vc_device = { |
| .name = "davinci_voicecodec", |
| .id = -1, |
| .num_resources = ARRAY_SIZE(dm365_vc_resources), |
| .resource = dm365_vc_resources, |
| }; |
| |
| static struct resource dm365_rtc_resources[] = { |
| { |
| .start = DM365_RTC_BASE, |
| .end = DM365_RTC_BASE + SZ_1K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_RTCINT), |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device dm365_rtc_device = { |
| .name = "rtc_davinci", |
| .id = 0, |
| .num_resources = ARRAY_SIZE(dm365_rtc_resources), |
| .resource = dm365_rtc_resources, |
| }; |
| |
| static struct map_desc dm365_io_desc[] = { |
| { |
| .virtual = IO_VIRT, |
| .pfn = __phys_to_pfn(IO_PHYS), |
| .length = IO_SIZE, |
| .type = MT_DEVICE |
| }, |
| }; |
| |
| static struct resource dm365_ks_resources[] = { |
| { |
| /* registers */ |
| .start = DM365_KEYSCAN_BASE, |
| .end = DM365_KEYSCAN_BASE + SZ_1K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| /* interrupt */ |
| .start = DAVINCI_INTC_IRQ(IRQ_DM365_KEYINT), |
| .end = DAVINCI_INTC_IRQ(IRQ_DM365_KEYINT), |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device dm365_ks_device = { |
| .name = "davinci_keyscan", |
| .id = 0, |
| .num_resources = ARRAY_SIZE(dm365_ks_resources), |
| .resource = dm365_ks_resources, |
| }; |
| |
| /* Contents of JTAG ID register used to identify exact cpu type */ |
| static struct davinci_id dm365_ids[] = { |
| { |
| .variant = 0x0, |
| .part_no = 0xb83e, |
| .manufacturer = 0x017, |
| .cpu_id = DAVINCI_CPU_ID_DM365, |
| .name = "dm365_rev1.1", |
| }, |
| { |
| .variant = 0x8, |
| .part_no = 0xb83e, |
| .manufacturer = 0x017, |
| .cpu_id = DAVINCI_CPU_ID_DM365, |
| .name = "dm365_rev1.2", |
| }, |
| }; |
| |
| static struct davinci_timer_info dm365_timer_info = { |
| .timers = davinci_timer_instance, |
| .clockevent_id = T0_BOT, |
| .clocksource_id = T0_TOP, |
| }; |
| |
| #define DM365_UART1_BASE (IO_PHYS + 0x106000) |
| |
| static struct plat_serial8250_port dm365_serial0_platform_data[] = { |
| { |
| .mapbase = DAVINCI_UART0_BASE, |
| .irq = DAVINCI_INTC_IRQ(IRQ_UARTINT0), |
| .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | |
| UPF_IOREMAP, |
| .iotype = UPIO_MEM, |
| .regshift = 2, |
| }, |
| { |
| .flags = 0, |
| } |
| }; |
| static struct plat_serial8250_port dm365_serial1_platform_data[] = { |
| { |
| .mapbase = DM365_UART1_BASE, |
| .irq = DAVINCI_INTC_IRQ(IRQ_UARTINT1), |
| .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | |
| UPF_IOREMAP, |
| .iotype = UPIO_MEM, |
| .regshift = 2, |
| }, |
| { |
| .flags = 0, |
| } |
| }; |
| |
| struct platform_device dm365_serial_device[] = { |
| { |
| .name = "serial8250", |
| .id = PLAT8250_DEV_PLATFORM, |
| .dev = { |
| .platform_data = dm365_serial0_platform_data, |
| } |
| }, |
| { |
| .name = "serial8250", |
| .id = PLAT8250_DEV_PLATFORM1, |
| .dev = { |
| .platform_data = dm365_serial1_platform_data, |
| } |
| }, |
| { |
| } |
| }; |
| |
| static const struct davinci_soc_info davinci_soc_info_dm365 = { |
| .io_desc = dm365_io_desc, |
| .io_desc_num = ARRAY_SIZE(dm365_io_desc), |
| .jtag_id_reg = 0x01c40028, |
| .ids = dm365_ids, |
| .ids_num = ARRAY_SIZE(dm365_ids), |
| .pinmux_base = DAVINCI_SYSTEM_MODULE_BASE, |
| .pinmux_pins = dm365_pins, |
| .pinmux_pins_num = ARRAY_SIZE(dm365_pins), |
| .timer_info = &dm365_timer_info, |
| .emac_pdata = &dm365_emac_pdata, |
| .sram_dma = 0x00010000, |
| .sram_len = SZ_32K, |
| }; |
| |
| void __init dm365_init_asp(void) |
| { |
| davinci_cfg_reg(DM365_MCBSP0_BDX); |
| davinci_cfg_reg(DM365_MCBSP0_X); |
| davinci_cfg_reg(DM365_MCBSP0_BFSX); |
| davinci_cfg_reg(DM365_MCBSP0_BDR); |
| davinci_cfg_reg(DM365_MCBSP0_R); |
| davinci_cfg_reg(DM365_MCBSP0_BFSR); |
| davinci_cfg_reg(DM365_EVT2_ASP_TX); |
| davinci_cfg_reg(DM365_EVT3_ASP_RX); |
| platform_device_register(&dm365_asp_device); |
| } |
| |
| void __init dm365_init_vc(void) |
| { |
| davinci_cfg_reg(DM365_EVT2_VC_TX); |
| davinci_cfg_reg(DM365_EVT3_VC_RX); |
| platform_device_register(&dm365_vc_device); |
| } |
| |
| void __init dm365_init_ks(struct davinci_ks_platform_data *pdata) |
| { |
| dm365_ks_device.dev.platform_data = pdata; |
| platform_device_register(&dm365_ks_device); |
| } |
| |
| void __init dm365_init_rtc(void) |
| { |
| davinci_cfg_reg(DM365_INT_PRTCSS); |
| platform_device_register(&dm365_rtc_device); |
| } |
| |
| void __init dm365_init(void) |
| { |
| davinci_common_init(&davinci_soc_info_dm365); |
| davinci_map_sysmod(); |
| } |
| |
| void __init dm365_init_time(void) |
| { |
| void __iomem *pll1, *pll2, *psc; |
| struct clk *clk; |
| |
| clk_register_fixed_rate(NULL, "ref_clk", NULL, 0, DM365_REF_FREQ); |
| |
| pll1 = ioremap(DAVINCI_PLL1_BASE, SZ_1K); |
| dm365_pll1_init(NULL, pll1, NULL); |
| |
| pll2 = ioremap(DAVINCI_PLL2_BASE, SZ_1K); |
| dm365_pll2_init(NULL, pll2, NULL); |
| |
| psc = ioremap(DAVINCI_PWR_SLEEP_CNTRL_BASE, SZ_4K); |
| dm365_psc_init(NULL, psc); |
| |
| clk = clk_get(NULL, "timer0"); |
| if (WARN_ON(IS_ERR(clk))) { |
| pr_err("Unable to get the timer clock\n"); |
| return; |
| } |
| |
| davinci_timer_init(clk); |
| } |
| |
| void __init dm365_register_clocks(void) |
| { |
| /* all clocks are currently registered in dm365_init_time() */ |
| } |
| |
| static struct resource dm365_vpss_resources[] = { |
| { |
| /* VPSS ISP5 Base address */ |
| .name = "isp5", |
| .start = 0x01c70000, |
| .end = 0x01c70000 + 0xff, |
| .flags = IORESOURCE_MEM, |
| }, |
| { |
| /* VPSS CLK Base address */ |
| .name = "vpss", |
| .start = 0x01c70200, |
| .end = 0x01c70200 + 0xff, |
| .flags = IORESOURCE_MEM, |
| }, |
| }; |
| |
| static struct platform_device dm365_vpss_device = { |
| .name = "vpss", |
| .id = -1, |
| .dev.platform_data = "dm365_vpss", |
| .num_resources = ARRAY_SIZE(dm365_vpss_resources), |
| .resource = dm365_vpss_resources, |
| }; |
| |
| static struct resource vpfe_resources[] = { |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_VDINT0), |
| .end = DAVINCI_INTC_IRQ(IRQ_VDINT0), |
| .flags = IORESOURCE_IRQ, |
| }, |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_VDINT1), |
| .end = DAVINCI_INTC_IRQ(IRQ_VDINT1), |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static u64 vpfe_capture_dma_mask = DMA_BIT_MASK(32); |
| static struct platform_device vpfe_capture_dev = { |
| .name = CAPTURE_DRV_NAME, |
| .id = -1, |
| .num_resources = ARRAY_SIZE(vpfe_resources), |
| .resource = vpfe_resources, |
| .dev = { |
| .dma_mask = &vpfe_capture_dma_mask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| }, |
| }; |
| |
| static void dm365_isif_setup_pinmux(void) |
| { |
| davinci_cfg_reg(DM365_VIN_CAM_WEN); |
| davinci_cfg_reg(DM365_VIN_CAM_VD); |
| davinci_cfg_reg(DM365_VIN_CAM_HD); |
| davinci_cfg_reg(DM365_VIN_YIN4_7_EN); |
| davinci_cfg_reg(DM365_VIN_YIN0_3_EN); |
| } |
| |
| static struct resource isif_resource[] = { |
| /* ISIF Base address */ |
| { |
| .start = 0x01c71000, |
| .end = 0x01c71000 + 0x1ff, |
| .flags = IORESOURCE_MEM, |
| }, |
| /* ISIF Linearization table 0 */ |
| { |
| .start = 0x1C7C000, |
| .end = 0x1C7C000 + 0x2ff, |
| .flags = IORESOURCE_MEM, |
| }, |
| /* ISIF Linearization table 1 */ |
| { |
| .start = 0x1C7C400, |
| .end = 0x1C7C400 + 0x2ff, |
| .flags = IORESOURCE_MEM, |
| }, |
| }; |
| static struct platform_device dm365_isif_dev = { |
| .name = "isif", |
| .id = -1, |
| .num_resources = ARRAY_SIZE(isif_resource), |
| .resource = isif_resource, |
| .dev = { |
| .dma_mask = &vpfe_capture_dma_mask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = dm365_isif_setup_pinmux, |
| }, |
| }; |
| |
| static struct resource dm365_osd_resources[] = { |
| { |
| .start = DM365_OSD_BASE, |
| .end = DM365_OSD_BASE + 0xff, |
| .flags = IORESOURCE_MEM, |
| }, |
| }; |
| |
| static u64 dm365_video_dma_mask = DMA_BIT_MASK(32); |
| |
| static struct platform_device dm365_osd_dev = { |
| .name = DM365_VPBE_OSD_SUBDEV_NAME, |
| .id = -1, |
| .num_resources = ARRAY_SIZE(dm365_osd_resources), |
| .resource = dm365_osd_resources, |
| .dev = { |
| .dma_mask = &dm365_video_dma_mask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| }, |
| }; |
| |
| static struct resource dm365_venc_resources[] = { |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_VENCINT), |
| .end = DAVINCI_INTC_IRQ(IRQ_VENCINT), |
| .flags = IORESOURCE_IRQ, |
| }, |
| /* venc registers io space */ |
| { |
| .start = DM365_VENC_BASE, |
| .end = DM365_VENC_BASE + 0x177, |
| .flags = IORESOURCE_MEM, |
| }, |
| /* vdaccfg registers io space */ |
| { |
| .start = DAVINCI_SYSTEM_MODULE_BASE + SYSMOD_VDAC_CONFIG, |
| .end = DAVINCI_SYSTEM_MODULE_BASE + SYSMOD_VDAC_CONFIG + 3, |
| .flags = IORESOURCE_MEM, |
| }, |
| }; |
| |
| static struct resource dm365_v4l2_disp_resources[] = { |
| { |
| .start = DAVINCI_INTC_IRQ(IRQ_VENCINT), |
| .end = DAVINCI_INTC_IRQ(IRQ_VENCINT), |
| .flags = IORESOURCE_IRQ, |
| }, |
| /* venc registers io space */ |
| { |
| .start = DM365_VENC_BASE, |
| .end = DM365_VENC_BASE + 0x177, |
| .flags = IORESOURCE_MEM, |
| }, |
| }; |
| |
| static int dm365_vpbe_setup_pinmux(u32 if_type, int field) |
| { |
| switch (if_type) { |
| case MEDIA_BUS_FMT_SGRBG8_1X8: |
| davinci_cfg_reg(DM365_VOUT_FIELD_G81); |
| davinci_cfg_reg(DM365_VOUT_COUTL_EN); |
| davinci_cfg_reg(DM365_VOUT_COUTH_EN); |
| break; |
| case MEDIA_BUS_FMT_YUYV10_1X20: |
| if (field) |
| davinci_cfg_reg(DM365_VOUT_FIELD); |
| else |
| davinci_cfg_reg(DM365_VOUT_FIELD_G81); |
| davinci_cfg_reg(DM365_VOUT_COUTL_EN); |
| davinci_cfg_reg(DM365_VOUT_COUTH_EN); |
| break; |
| default: |
| return -EINVAL; |
| } |
| |
| return 0; |
| } |
| |
| static int dm365_venc_setup_clock(enum vpbe_enc_timings_type type, |
| unsigned int pclock) |
| { |
| void __iomem *vpss_clkctl_reg; |
| u32 val; |
| |
| vpss_clkctl_reg = DAVINCI_SYSMOD_VIRT(SYSMOD_VPSS_CLKCTL); |
| |
| switch (type) { |
| case VPBE_ENC_STD: |
| val = VPSS_VENCCLKEN_ENABLE | VPSS_DACCLKEN_ENABLE; |
| break; |
| case VPBE_ENC_DV_TIMINGS: |
| if (pclock <= 27000000) { |
| val = VPSS_VENCCLKEN_ENABLE | VPSS_DACCLKEN_ENABLE; |
| } else { |
| /* set sysclk4 to output 74.25 MHz from pll1 */ |
| val = VPSS_PLLC2SYSCLK5_ENABLE | VPSS_DACCLKEN_ENABLE | |
| VPSS_VENCCLKEN_ENABLE; |
| } |
| break; |
| default: |
| return -EINVAL; |
| } |
| writel(val, vpss_clkctl_reg); |
| |
| return 0; |
| } |
| |
| static struct platform_device dm365_vpbe_display = { |
| .name = "vpbe-v4l2", |
| .id = -1, |
| .num_resources = ARRAY_SIZE(dm365_v4l2_disp_resources), |
| .resource = dm365_v4l2_disp_resources, |
| .dev = { |
| .dma_mask = &dm365_video_dma_mask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| }, |
| }; |
| |
| static struct venc_platform_data dm365_venc_pdata = { |
| .setup_pinmux = dm365_vpbe_setup_pinmux, |
| .setup_clock = dm365_venc_setup_clock, |
| }; |
| |
| static struct platform_device dm365_venc_dev = { |
| .name = DM365_VPBE_VENC_SUBDEV_NAME, |
| .id = -1, |
| .num_resources = ARRAY_SIZE(dm365_venc_resources), |
| .resource = dm365_venc_resources, |
| .dev = { |
| .dma_mask = &dm365_video_dma_mask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = (void *)&dm365_venc_pdata, |
| }, |
| }; |
| |
| static struct platform_device dm365_vpbe_dev = { |
| .name = "vpbe_controller", |
| .id = -1, |
| .dev = { |
| .dma_mask = &dm365_video_dma_mask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| }, |
| }; |
| |
| int __init dm365_init_video(struct vpfe_config *vpfe_cfg, |
| struct vpbe_config *vpbe_cfg) |
| { |
| if (vpfe_cfg || vpbe_cfg) |
| platform_device_register(&dm365_vpss_device); |
| |
| if (vpfe_cfg) { |
| vpfe_capture_dev.dev.platform_data = vpfe_cfg; |
| platform_device_register(&dm365_isif_dev); |
| platform_device_register(&vpfe_capture_dev); |
| } |
| if (vpbe_cfg) { |
| dm365_vpbe_dev.dev.platform_data = vpbe_cfg; |
| platform_device_register(&dm365_osd_dev); |
| platform_device_register(&dm365_venc_dev); |
| platform_device_register(&dm365_vpbe_dev); |
| platform_device_register(&dm365_vpbe_display); |
| } |
| |
| return 0; |
| } |
| |
| static const struct davinci_aintc_config dm365_aintc_config = { |
| .reg = { |
| .start = DAVINCI_ARM_INTC_BASE, |
| .end = DAVINCI_ARM_INTC_BASE + SZ_4K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| .num_irqs = 64, |
| .prios = dm365_default_priorities, |
| }; |
| |
| void __init dm365_init_irq(void) |
| { |
| davinci_aintc_init(&dm365_aintc_config); |
| } |
| |
| static int __init dm365_init_devices(void) |
| { |
| struct platform_device *edma_pdev; |
| int ret = 0; |
| |
| if (!cpu_is_davinci_dm365()) |
| return 0; |
| |
| davinci_cfg_reg(DM365_INT_EDMA_CC); |
| edma_pdev = platform_device_register_full(&dm365_edma_device); |
| if (IS_ERR(edma_pdev)) { |
| pr_warn("%s: Failed to register eDMA\n", __func__); |
| return PTR_ERR(edma_pdev); |
| } |
| |
| platform_device_register(&dm365_mdio_device); |
| platform_device_register(&dm365_emac_device); |
| |
| ret = davinci_init_wdt(); |
| if (ret) |
| pr_warn("%s: watchdog init failed: %d\n", __func__, ret); |
| |
| return ret; |
| } |
| postcore_initcall(dm365_init_devices); |
