)]}'
{
  "id": "393cb09f95affe84685e94cbb029f42bea6961d3",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "604208534095339537ba261972bf0ef1c03635b5",
      "name": "fpga-bridge.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "49c0a951265320d08da8f18d1f4542275905a9f5",
      "name": "fpga-mgr.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "fb4da4240e961b06ad33cb7b9fe5799a5e5ce247",
      "name": "fpga-programming.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "2d03b5fb7657553f5d2f989800bb01d1988f640c",
      "name": "fpga-region.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "31a4773bd2e6c864740c2b67f727fb9be9e64dc5",
      "name": "index.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f54c7dabcc7dbe40d4b1a9adf1d3230228515518",
      "name": "intro.rst"
    }
  ]
}