tree 0d0f7bf4057d5dddb729b8b519974bf8608148ca
parent 9e071aa6c28c6d8eda7e2ee3663abf3d561a66a8
author Peter Zijlstra (Intel) <peterz@infradead.org> 1551820997 +0100
committer Greg Kroah-Hartman <gregkh@linuxfoundation.org> 1552510961 -0700

x86: Add TSX Force Abort CPUID/MSR

commit 52f64909409c17adf54fcf5f9751e0544ca3a6b4 upstream

Skylake systems will receive a microcode update to address a TSX
errata. This microcode will (by default) clobber PMC3 when TSX
instructions are (speculatively or not) executed.

It also provides an MSR to cause all TSX transaction to abort and
preserve PMC3.

Add the CPUID enumeration and MSR definition.

Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>