commit | 866442ad778ecc47fadc90011d57aff23aad3a0f | [log] [tgz] |
---|---|---|
author | Wonkyu Kim <wonkyu.kim@intel.com> | Wed May 27 13:34:04 2020 -0700 |
committer | Commit Bot <commit-bot@chromium.org> | Wed Jun 17 14:05:49 2020 +0000 |
tree | 82e8c07779add348f587cb013a17edf0bdbf36b1 | |
parent | 6558fcf310ca492dd07efe51fa28694a8d7d2353 [diff] |
UPSTREAM: soc/soch/intel/tigerlake: Integrate PCIe hot-plug config UPD This patch adds support for enabling/disabling PCIe hot-plug via a chip config option PcieRpHotPlug, which is copied to the corresponding FSP-S UPD. BUG=b:156879564 BRANCH=none TEST=Boot Volteer/RVP with FSP log and check hotplug enabled/disabled Change-Id: I61132db2ce15b790bfdc994d415671cf6513bf18 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Original-Commit-Id: c66c15334adb100eb55253cb03dbc4605becee46 Original-Signed-off-by: Wonkyu Kim <wonkyu.kim@intel.com> Original-Change-Id: I4c0187644b6ca9735f1b159e110e3466af14ff71 Original-Reviewed-on: https://review.coreboot.org/c/coreboot/+/41794 Original-Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Original-Reviewed-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com> Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/third_party/coreboot/+/2248115 Reviewed-by: Patrick Georgi <pgeorgi@chromium.org> Commit-Queue: Patrick Georgi <pgeorgi@chromium.org> Tested-by: Patrick Georgi <pgeorgi@chromium.org>
coreboot is a Free Software project aimed at replacing the proprietary BIOS (firmware) found in most computers. coreboot performs a little bit of hardware initialization and then executes additional boot logic, called a payload.
With the separation of hardware initialization and later boot logic, coreboot can scale from specialized applications that run directly firmware, run operating systems in flash, load custom bootloaders, or implement firmware standards, like PC BIOS services or UEFI. This allows for systems to only include the features necessary in the target application, reducing the amount of code and flash space required.
coreboot was formerly known as LinuxBIOS.
After the basic initialization of the hardware has been performed, any desired “payload” can be started by coreboot.
See https://www.coreboot.org/Payloads for a list of supported payloads.
coreboot supports a wide range of chipsets, devices, and mainboards.
For details please consult:
ANY_TOOLCHAIN
Kconfig option if you’re feeling lucky (no support in this case).Optional:
make menuconfig
and make nconfig
)Please consult https://www.coreboot.org/Build_HOWTO for details.
If you want to test coreboot without any risks before you really decide to use it on your hardware, you can use the QEMU system emulator to run coreboot virtually in QEMU.
Please see https://www.coreboot.org/QEMU for details.
Further details on the project, a FAQ, many HOWTOs, news, development guidelines and more can be found on the coreboot website:
You can contact us directly on the coreboot mailing list:
https://www.coreboot.org/Mailinglist
The copyright on coreboot is owned by quite a large number of individual developers and companies. Please check the individual source files for details.
coreboot is licensed under the terms of the GNU General Public License (GPL). Some files are licensed under the “GPL (version 2, or any later version)”, and some files are licensed under the “GPL, version 2”. For some parts, which were derived from other projects, other (GPL-compatible) licenses may apply. Please check the individual source files for details.
This makes the resulting coreboot images licensed under the GPL, version 2.