| /* $NoKeywords:$ */ |
| /** |
| * @file |
| * |
| * mmExcludeDimm.c |
| * |
| * Main Memory Feature implementation file for RAS DIMM Exclude Feature |
| * |
| * @xrefitem bom "File Content Label" "Release Content" |
| * @e project: AGESA |
| * @e sub-project: (Mem/Main) |
| * @e \$Revision: 63425 $ @e \$Date: 2011-12-22 11:24:10 -0600 (Thu, 22 Dec 2011) $ |
| * |
| **/ |
| /***************************************************************************** |
| * |
| * Copyright 2008 - 2012 ADVANCED MICRO DEVICES, INC. All Rights Reserved. |
| * |
| * AMD is granting you permission to use this software (the Materials) |
| * pursuant to the terms and conditions of your Software License Agreement |
| * with AMD. This header does *NOT* give you permission to use the Materials |
| * or any rights under AMD's intellectual property. Your use of any portion |
| * of these Materials shall constitute your acceptance of those terms and |
| * conditions. If you do not agree to the terms and conditions of the Software |
| * License Agreement, please do not use any portion of these Materials. |
| * |
| * CONFIDENTIALITY: The Materials and all other information, identified as |
| * confidential and provided to you by AMD shall be kept confidential in |
| * accordance with the terms and conditions of the Software License Agreement. |
| * |
| * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION |
| * PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED |
| * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF |
| * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE, |
| * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE. |
| * IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER |
| * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS |
| * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE, |
| * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER |
| * RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF |
| * THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE |
| * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, |
| * THE ABOVE LIMITATION MAY NOT APPLY TO YOU. |
| * |
| * AMD does not assume any responsibility for any errors which may appear in |
| * the Materials or any other related information provided to you by AMD, or |
| * result from use of the Materials or any related information. |
| * |
| * You agree that you will not reverse engineer or decompile the Materials. |
| * |
| * NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any |
| * further information, software, technical information, know-how, or show-how |
| * available to you. Additionally, AMD retains the right to modify the |
| * Materials at any time, without notice, and is not obligated to provide such |
| * modified Materials to you. |
| * |
| * U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with |
| * "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is |
| * subject to the restrictions as set forth in FAR 52.227-14 and |
| * DFAR252.227-7013, et seq., or its successor. Use of the Materials by the |
| * Government constitutes acknowledgement of AMD's proprietary rights in them. |
| * |
| * EXPORT ASSURANCE: You agree and certify that neither the Materials, nor any |
| * direct product thereof will be exported directly or indirectly, into any |
| * country prohibited by the United States Export Administration Act and the |
| * regulations thereunder, without the required authorization from the U.S. |
| * government nor will be used for any purpose prohibited by the same. |
| * *************************************************************************** |
| * |
| */ |
| |
| /* |
| *---------------------------------------------------------------------------- |
| * MODULES USED |
| * |
| *---------------------------------------------------------------------------- |
| */ |
| |
| |
| #include "AGESA.h" |
| #include "Ids.h" |
| #include "mport.h" |
| #include "amdlib.h" |
| #include "OptionMemory.h" |
| #include "mm.h" |
| #include "mn.h" |
| #include "GeneralServices.h" |
| #include "Filecode.h" |
| CODE_GROUP (G1_PEICC) |
| RDATA_GROUP (G1_PEICC) |
| |
| #define FILECODE PROC_MEM_MAIN_MMEXCLUDEDIMM_FILECODE |
| |
| extern MEM_FEAT_BLOCK_MAIN MemFeatMain; |
| /*---------------------------------------------------------------------------- |
| * PROTOTYPES OF LOCAL FUNCTIONS |
| * |
| *---------------------------------------------------------------------------- |
| */ |
| BOOLEAN |
| MemMRASExcludeDIMM ( |
| IN OUT MEM_MAIN_DATA_BLOCK *MemMainPtr |
| ); |
| |
| /*----------------------------------------------------------------------------- |
| * EXPORTED FUNCTIONS |
| * |
| *----------------------------------------------------------------------------- |
| */ |
| |
| /* -----------------------------------------------------------------------------*/ |
| /** |
| * |
| * Check and disable Chip selects that fail training on all nodes. |
| * |
| * @param[in,out] *MemMainPtr - Pointer to the MEM_MAIN_DATA_BLOCK |
| * |
| * @return TRUE - No fatal error occurs. |
| * @return FALSE - Fatal error occurs. |
| */ |
| BOOLEAN |
| MemMRASExcludeDIMM ( |
| IN OUT MEM_MAIN_DATA_BLOCK *MemMainPtr |
| ) |
| { |
| UINT8 Node; |
| BOOLEAN IsEnabled; |
| BOOLEAN RetVal; |
| BOOLEAN IsChannelIntlvEnabled[MAX_NODES_SUPPORTED]; |
| UINT8 FirstEnabledNode; |
| UINT32 BottomIO; |
| MEM_NB_BLOCK *NBPtr; |
| MEM_PARAMETER_STRUCT *RefPtr; |
| S_UINT64 SMsr; |
| |
| FirstEnabledNode = 0; |
| IsEnabled = FALSE; |
| RetVal = TRUE; |
| NBPtr = MemMainPtr->NBPtr; |
| RefPtr = NBPtr[BSP_DIE].RefPtr; |
| for (Node = 0; Node < MemMainPtr->DieCount; Node++) { |
| if (NBPtr[Node].FeatPtr->ExcludeDIMM (&NBPtr[Node])) { |
| if (!IsEnabled) { |
| // Record the first node that has exclude dimm enabled |
| FirstEnabledNode = Node; |
| IsEnabled = TRUE; |
| } |
| } |
| } |
| |
| // Force memory address remap when we want to undo 1TB hoisting |
| if (NBPtr->SharedPtr->UndoHoistingAbove1TB) { |
| IsEnabled = TRUE; |
| } |
| |
| if (IsEnabled) { |
| // Check if all nodes have all dimms excluded. If yes, fatal exit |
| NBPtr[BSP_DIE].SharedPtr->CurrentNodeSysBase = 0; |
| BottomIO = (NBPtr[BSP_DIE].RefPtr->BottomIo & 0xF8) << 8; |
| // If the first node that has excluded dimms does not have a system base smaller |
| // than bottomIO, then we don't need to reset the GStatus, as we don't need to |
| // remap memory hole. |
| if (NBPtr[FirstEnabledNode].MCTPtr->NodeSysBase < BottomIO) { |
| RefPtr->GStatus[GsbHWHole] = FALSE; |
| RefPtr->GStatus[GsbSpIntRemapHole] = FALSE; |
| RefPtr->GStatus[GsbSoftHole] = FALSE; |
| RefPtr->HoleBase = 0; |
| RefPtr->SysLimit = 0; |
| } |
| // If Node Interleaving has been executed before the remapping then we need to |
| // start from the first node. |
| // There may be a few senarios: |
| // 1. Node interleaving is not enabled before the remap, and still cannot be enabled after |
| // remap |
| // 2. Node interleaving cannot be enabled before the remap, but it can be enabled after |
| // remap |
| // 3. Node interleaving is enabled before the remap, but it cannot be enabled after the remap |
| if (NBPtr->SharedPtr->NodeIntlv.IsValid) { |
| FirstEnabledNode = 0; |
| } |
| |
| for (Node = 0; Node < MemMainPtr->DieCount; Node++) { |
| IsChannelIntlvEnabled [Node] = FALSE; |
| // Check if node interleaving has been enabled on this node |
| // if yes, disable it. |
| if (NBPtr[Node].GetBitField (&NBPtr[Node], BFDramIntlvEn) != 0) { |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDramIntlvEn, 0); |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDramIntlvSel, 0); |
| } |
| if (Node >= FirstEnabledNode) { |
| // Remap memory on nodes with node number larger than the first node that has excluded dimms. |
| // If channel interleaving has already been enabled, need to disable it before remapping memory. |
| if (NBPtr[Node].GetBitField (&NBPtr[Node], BFDctSelIntLvEn) != 0) { |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDctSelIntLvEn, 0); |
| IsChannelIntlvEnabled [Node] = TRUE; |
| } |
| NBPtr[Node].MCTPtr->Status[SbHWHole] = FALSE; |
| NBPtr[Node].MCTPtr->Status[SbSWNodeHole] = FALSE; |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDctSelBaseAddr, 0); |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDctSelHiRngEn, 0); |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDctSelHi, 0); |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDctSelBaseOffset, 0); |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDramHoleAddrReg, 0); |
| NBPtr[Node].HtMemMapInit (&NBPtr[Node]); |
| } else if (NBPtr[Node].MCTPtr->NodeMemSize != 0) { |
| // No change is needed in the memory map of this node. |
| // Need to adjust the current system base for other nodes processed later. |
| NBPtr[Node].SharedPtr->CurrentNodeSysBase = (NBPtr[Node].MCTPtr->NodeSysLimit + 1) & 0xFFFFFFF0; |
| RefPtr->SysLimit = NBPtr[Node].MCTPtr->NodeSysLimit; |
| // If the current node does not have the memory hole, then set DramHoleAddrReg to be 0. |
| // If memory hoisting is enabled later by other node, SyncAddrMapToAllNodes will set the base |
| // and DramMemHoistValid. |
| // Otherwise, do not change the register value, as we need to keep DramHoleOffset unchanged, as well |
| // DramHoleValid. |
| if (!NBPtr[Node].MCTPtr->Status[SbHWHole]) { |
| NBPtr[Node].SetBitField (&NBPtr[Node], BFDramHoleAddrReg, 0); |
| } |
| } |
| } |
| |
| for (Node = 0; Node < MemMainPtr->DieCount; Node++) { |
| NBPtr[Node].SyncAddrMapToAllNodes (&NBPtr[Node]); |
| } |
| |
| LibAmdMsrRead (TOP_MEM, (UINT64 *)&SMsr, &NBPtr->MemPtr->StdHeader); |
| // Only when TOM is set can CpuMemTyping be re-run |
| if ((SMsr.hi != 0) || (SMsr.lo != 0)) { |
| if (RefPtr->SysLimit != 0) { |
| NBPtr[BSP_DIE].CpuMemTyping (&NBPtr[BSP_DIE]); |
| |
| // When 1TB hoisting is not supported, TOP_MEM2 cannot exceed HT reserved region base. |
| if ((RefPtr->SysLimit >= HT_REGION_BASE_RJ16) && (NBPtr->SharedPtr->UndoHoistingAbove1TB)) { |
| SMsr.hi = HT_REGION_BASE_RJ16 >> (32 - 16); |
| SMsr.lo = HT_REGION_BASE_RJ16 << 16; |
| LibAmdMsrWrite (TOP_MEM2, (UINT64 *)&SMsr, &NBPtr->MemPtr->StdHeader); |
| IDS_HDT_CONSOLE (MEM_FLOW, "TOP_MEM2: %08x0000\n", HT_REGION_BASE_RJ16); |
| RefPtr->Sub1THoleBase = HT_REGION_BASE_RJ16; |
| RefPtr->SysLimit = HT_REGION_BASE_RJ16 - 1; |
| } |
| } |
| } |
| |
| // Re-run node interleaving if it has been exeucuted before the remap |
| if (NBPtr->SharedPtr->NodeIntlv.IsValid) { |
| MemFeatMain.InterleaveNodes (MemMainPtr); |
| } |
| |
| // Re-enable channel interleaving if it was enabled before remapping memory |
| for (Node = 0; Node < MemMainPtr->DieCount; Node++) { |
| if (IsChannelIntlvEnabled [Node]) { |
| NBPtr[Node].FeatPtr->InterleaveChannels (&NBPtr[Node]); |
| } |
| } |
| |
| // Reset UndoHoistingAbove1TB if it was previously set |
| NBPtr->SharedPtr->UndoHoistingAbove1TB = FALSE; |
| } |
| |
| // if all dimms on all nodes are excluded, do fatal exit |
| if (RefPtr->SysLimit == 0) { |
| PutEventLog (AGESA_FATAL, MEM_ERROR_NO_DIMM_FOUND_ON_SYSTEM, 0, 0, 0, 0, &NBPtr->MemPtr->StdHeader); |
| SetMemError (AGESA_FATAL, NBPtr[BSP_DIE].MCTPtr); |
| ASSERT (FALSE); |
| } |
| |
| for (Node = 0; Node < MemMainPtr->DieCount; Node ++) { |
| RetVal &= (BOOLEAN) (NBPtr[Node].MCTPtr->ErrCode < AGESA_FATAL); |
| } |
| |
| return RetVal; |
| } |