| /* $NoKeywords:$ */ |
| /** |
| * @file |
| * |
| * AMD CPU Register Table Related Functions |
| * |
| * Contains the definition of the CPU CPUID MSRs and PCI registers with BKDG recommended values |
| * |
| * @xrefitem bom "File Content Label" "Release Content" |
| * @e project: AGESA |
| * @e sub-project: CPU |
| * @e \$Revision: 63425 $ @e \$Date: 2011-12-22 11:24:10 -0600 (Thu, 22 Dec 2011) $ |
| * |
| */ |
| /* |
| ****************************************************************************** |
| * |
| * Copyright 2008 - 2012 ADVANCED MICRO DEVICES, INC. All Rights Reserved. |
| * |
| * AMD is granting you permission to use this software (the Materials) |
| * pursuant to the terms and conditions of your Software License Agreement |
| * with AMD. This header does *NOT* give you permission to use the Materials |
| * or any rights under AMD's intellectual property. Your use of any portion |
| * of these Materials shall constitute your acceptance of those terms and |
| * conditions. If you do not agree to the terms and conditions of the Software |
| * License Agreement, please do not use any portion of these Materials. |
| * |
| * CONFIDENTIALITY: The Materials and all other information, identified as |
| * confidential and provided to you by AMD shall be kept confidential in |
| * accordance with the terms and conditions of the Software License Agreement. |
| * |
| * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION |
| * PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED |
| * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF |
| * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE, |
| * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE. |
| * IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER |
| * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS |
| * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE, |
| * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER |
| * RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF |
| * THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE |
| * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, |
| * THE ABOVE LIMITATION MAY NOT APPLY TO YOU. |
| * |
| * AMD does not assume any responsibility for any errors which may appear in |
| * the Materials or any other related information provided to you by AMD, or |
| * result from use of the Materials or any related information. |
| * |
| * You agree that you will not reverse engineer or decompile the Materials. |
| * |
| * NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any |
| * further information, software, technical information, know-how, or show-how |
| * available to you. Additionally, AMD retains the right to modify the |
| * Materials at any time, without notice, and is not obligated to provide such |
| * modified Materials to you. |
| * |
| * U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with |
| * "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is |
| * subject to the restrictions as set forth in FAR 52.227-14 and |
| * DFAR252.227-7013, et seq., or its successor. Use of the Materials by the |
| * Government constitutes acknowledgement of AMD's proprietary rights in them. |
| * |
| * EXPORT ASSURANCE: You agree and certify that neither the Materials, nor any |
| * direct product thereof will be exported directly or indirectly, into any |
| * country prohibited by the United States Export Administration Act and the |
| * regulations thereunder, without the required authorization from the U.S. |
| * government nor will be used for any purpose prohibited by the same. |
| ****************************************************************************** |
| */ |
| |
| #ifndef _CPU_FAM_REGISTERS_H_ |
| #define _CPU_FAM_REGISTERS_H_ |
| |
| /* |
| *-------------------------------------------------------------- |
| * |
| * M O D U L E S U S E D |
| * |
| *--------------------------------------------------------------- |
| */ |
| |
| /* |
| *-------------------------------------------------------------- |
| * |
| * D E F I N I T I O N S / M A C R O S |
| * |
| *--------------------------------------------------------------- |
| */ |
| |
| // This define should be equal to the total number of families |
| // in the cpuFamily enum. |
| #define MAX_CPU_FAMILIES 64 |
| #define MAX_CPU_REVISIONS 63 // Max Cpu Revisions Per Family |
| |
| // CPU_LOGICAL_ID.Family equates |
| // Family 10h equates |
| #define AMD_FAMILY_10_RB 0x0000000000000001ull |
| #define AMD_FAMILY_10_BL 0x0000000000000002ull |
| #define AMD_FAMILY_10_DA 0x0000000000000004ull |
| #define AMD_FAMILY_10_HY 0x0000000000000008ull |
| #define AMD_FAMILY_10_PH 0x0000000000000010ull |
| #define AMD_FAMILY_10_C32 AMD_FAMILY_10_HY |
| |
| #define AMD_FAMILY_10 (AMD_FAMILY_10_RB | AMD_FAMILY_10_BL | AMD_FAMILY_10_DA | AMD_FAMILY_10_HY | AMD_FAMILY_10_PH) |
| #define AMD_FAMILY_GH (AMD_FAMILY_10) |
| |
| // Family 12h equates |
| #define AMD_FAMILY_12_LN 0x0000000000000020ull |
| #define AMD_FAMILY_12 (AMD_FAMILY_12_LN) |
| #define AMD_FAMILY_LN (AMD_FAMILY_12_LN) |
| |
| // Family 14h equates |
| #define AMD_FAMILY_14_ON 0x0000000000000040ull |
| #define AMD_FAMILY_ON (AMD_FAMILY_14_ON) |
| #define AMD_FAMILY_14_KR 0x0000000000000080ull |
| #define AMD_FAMILY_KR (AMD_FAMILY_14_KR) |
| #define AMD_FAMILY_14 (AMD_FAMILY_14_ON | AMD_FAMILY_14_KR) |
| |
| // Family 15h equates |
| #define AMD_FAMILY_15_OR 0x0000000000000100ull |
| #define AMD_FAMILY_OR (AMD_FAMILY_15_OR) |
| #define AMD_FAMILY_15_TN 0x0000000000000200ull |
| #define AMD_FAMILY_TN (AMD_FAMILY_15_TN) |
| |
| |
| // Family Unknown |
| #define AMD_FAMILY_UNKNOWN 0x8000000000000000ull |
| |
| // Family Group equates |
| #define AMD_FAMILY_GE_12 (AMD_FAMILY_12 | AMD_FAMILY_14 | (AMD_FAMILY_15_OR | AMD_FAMILY_15_TN | 0x0000000000000800ull) | 0x0000000000010000ull ) |
| |
| // Family 10h CPU_LOGICAL_ID.Revision equates |
| // ------------------------------------- |
| // Family 10h RB steppings |
| #define AMD_F10_RB_C0 0x0000000000000001ull |
| #define AMD_F10_RB_C1 0x0000000000000002ull |
| #define AMD_F10_RB_C2 0x0000000000000004ull |
| #define AMD_F10_RB_C3 0x0000000000000008ull |
| // Family 10h BL steppings |
| #define AMD_F10_BL_C2 0x0000000000000010ull |
| #define AMD_F10_BL_C3 0x0000000000000020ull |
| // Family 10h DA steppings |
| #define AMD_F10_DA_C2 0x0000000000000040ull |
| #define AMD_F10_DA_C3 0x0000000000000080ull |
| // Family 10h HY SCM steppings |
| #define AMD_F10_HY_SCM_D0 0x0000000000000100ull |
| #define AMD_F10_HY_SCM_D1 0x0000000000000400ull |
| // Family 10h HY MCM steppings |
| #define AMD_F10_HY_MCM_D0 0x0000000000000200ull |
| #define AMD_F10_HY_MCM_D1 0x0000000000000800ull |
| // Family 10h PH steppings |
| #define AMD_F10_PH_E0 0x0000000000001000ull |
| |
| // Family 10h Unknown stepping |
| // * This equate is used to ensure that unknown CPU revisions are * |
| // * identified as the last known revision of the silicon family: * |
| // * - Update AMD_F10_UNKNOWN whenever newer F10h steppings are added * |
| #define AMD_F10_UNKNOWN (AMD_FAMILY_UNKNOWN | AMD_F10_C3 | AMD_F10_D1 | AMD_F10_PH_E0) |
| |
| // Family 10h Miscellaneous equates |
| #define AMD_F10_C0 (AMD_F10_RB_C0) |
| #define AMD_F10_C1 (AMD_F10_RB_C1) |
| #define AMD_F10_C2 (AMD_F10_RB_C2 | AMD_F10_DA_C2 | AMD_F10_BL_C2) |
| #define AMD_F10_C3 (AMD_F10_RB_C3 | AMD_F10_DA_C3 | AMD_F10_BL_C3) |
| #define AMD_F10_Cx (AMD_F10_C0 | AMD_F10_C1 | AMD_F10_C2 | AMD_F10_C3) |
| |
| #define AMD_F10_RB_ALL (AMD_F10_RB_C0 | AMD_F10_RB_C1 | AMD_F10_RB_C2 | AMD_F10_RB_C3) |
| |
| #define AMD_F10_BL_ALL (AMD_F10_BL_C2 | AMD_F10_BL_C3) |
| #define AMD_F10_BL_Cx (AMD_F10_BL_C2 | AMD_F10_BL_C3) |
| |
| #define AMD_F10_DA_ALL (AMD_F10_DA_C2 | AMD_F10_DA_C3) |
| #define AMD_F10_DA_Cx (AMD_F10_DA_C2 | AMD_F10_DA_C3) |
| |
| #define AMD_F10_D0 (AMD_F10_HY_SCM_D0 | AMD_F10_HY_MCM_D0) |
| #define AMD_F10_D1 (AMD_F10_HY_SCM_D1 | AMD_F10_HY_MCM_D1) |
| #define AMD_F10_Dx (AMD_F10_D0 | AMD_F10_D1) |
| |
| #define AMD_F10_PH_ALL (AMD_F10_PH_E0) |
| #define AMD_F10_Ex (AMD_F10_PH_E0) |
| |
| #define AMD_F10_HY_ALL (AMD_F10_Dx) |
| #define AMD_F10_C32_ALL (AMD_F10_HY_SCM_D0 | AMD_F10_HY_SCM_D1) |
| |
| #define AMD_F10_GT_B0 (AMD_F10_Cx | AMD_F10_Dx | AMD_F10_Ex) |
| #define AMD_F10_GT_Bx (AMD_F10_Cx | AMD_F10_Dx | AMD_F10_Ex) |
| #define AMD_F10_GT_A2 (AMD_F10_Cx | AMD_F10_Dx | AMD_F10_Ex) |
| #define AMD_F10_GT_Ax (AMD_F10_Cx | AMD_F10_Dx | AMD_F10_Ex) |
| #define AMD_F10_GT_C0 ((AMD_F10_Cx & ~AMD_F10_C0) | AMD_F10_Dx | AMD_F10_Ex) |
| #define AMD_F10_GT_D0 (AMD_F10_Dx & ~AMD_F10_D0 | AMD_F10_Ex) |
| |
| #define AMD_F10_ALL (AMD_F10_Cx | AMD_F10_Dx | AMD_F10_Ex) |
| |
| // Family 12h CPU_LOGICAL_ID.Revision equates |
| // ------------------------------------- |
| |
| // Family 12h LN steppings |
| #define AMD_F12_LN_A0 0x0000000000000001ull |
| #define AMD_F12_LN_A1 0x0000000000000002ull |
| #define AMD_F12_LN_B0 0x0000000000000004ull |
| |
| // Family 12h Unknown stepping |
| // * This equate is used to ensure that unknown CPU revisions are * |
| // * identified as the last known revision of the silicon family: * |
| // * - Update AMD_F12_UNKNOWN whenever newer F12h steppings are added * |
| #define AMD_F12_UNKNOWN (AMD_FAMILY_UNKNOWN | AMD_F12_LN_B0) |
| |
| #define AMD_F12_LN_Ax (AMD_F12_LN_A0 | AMD_F12_LN_A1) |
| #define AMD_F12_LN_Bx (AMD_F12_LN_B0) |
| |
| #define AMD_F12_ALL (AMD_F12_LN_Ax | AMD_F12_LN_Bx) |
| |
| // Family 14h CPU_LOGICAL_ID.Revision equates |
| // ------------------------------------- |
| |
| // Family 14h ON steppings |
| #define AMD_F14_ON_A0 0x0000000000000001ull |
| #define AMD_F14_ON_A1 0x0000000000000002ull |
| #define AMD_F14_ON_B0 0x0000000000000004ull |
| #define AMD_F14_ON_C0 0x0000000000000008ull |
| // Family 14h KR steppings |
| #define AMD_F14_KR_A0 0x0000000000000100ull |
| #define AMD_F14_KR_A1 0x0000000000000200ull |
| #define AMD_F14_KR_B0 0x0000000000000400ull |
| |
| // Family 14h Unknown stepping |
| // * This equate is used to ensure that unknown CPU revisions are * |
| // * identified as the last known revision of the silicon family: * |
| // * - Update AMD_F14_UNKNOWN whenever newer F14h steppings are added * |
| #define AMD_F14_UNKNOWN (AMD_FAMILY_UNKNOWN | AMD_F14_KR_B0 | AMD_F14_ON_C0) |
| |
| #define AMD_F14_ON_Ax (AMD_F14_ON_A0 | AMD_F14_ON_A1) |
| #define AMD_F14_ON_Bx (AMD_F14_ON_B0) |
| #define AMD_F14_ON_Cx (AMD_F14_ON_C0) |
| #define AMD_F14_ON_ALL (AMD_F14_ON_Ax | AMD_F14_ON_Bx | AMD_F14_ON_Cx) |
| |
| #define AMD_F14_KR_Ax (AMD_F14_KR_A0 | AMD_F14_KR_A1) |
| #define AMD_F14_KR_Bx AMD_F14_KR_B0 |
| #define AMD_F14_KR_ALL (AMD_F14_KR_Ax | AMD_F14_KR_Bx) |
| |
| #define AMD_F14_ALL (AMD_F14_ON_ALL | AMD_F14_KR_ALL) |
| |
| // Family 15h CPU_LOGICAL_ID.Revision equates |
| // ------------------------------------- |
| |
| // Family 15h OROCHI steppings |
| #define AMD_F15_OR_A0 0x0000000000000001ull |
| #define AMD_F15_OR_A1 0x0000000000000002ull |
| #define AMD_F15_OR_B0 0x0000000000000004ull |
| #define AMD_F15_OR_B1 0x0000000000000008ull |
| #define AMD_F15_OR_B2 0x0000000000000010ull |
| // Family 15h TN steppings |
| #define AMD_F15_TN_A0 0x0000000000000100ull |
| #define AMD_F15_TN_A1 0x0000000000000200ull |
| // Family 15h Unknown stepping |
| // * This equate is used to ensure that unknown CPU revisions are * |
| // * identified as the last known revision of the silicon family: * |
| // * - Update AMD_F15_UNKNOWN whenever newer F15h steppings are added * |
| |
| #define AMD_F15_OR_Ax (AMD_F15_OR_A0 | AMD_F15_OR_A1) |
| #define AMD_F15_OR_Bx (AMD_F15_OR_B0 | AMD_F15_OR_B1 | AMD_F15_OR_B2) |
| #define AMD_F15_OR_GT_Ax (AMD_F15_OR_Bx) |
| #define AMD_F15_OR_LT_B1 (AMD_F15_OR_Ax | AMD_F15_OR_B0) |
| #define AMD_F15_OR_ALL (AMD_F15_OR_Ax | AMD_F15_OR_Bx) |
| |
| #define AMD_F15_TN_Ax (AMD_F15_TN_A0 | AMD_F15_TN_A1) |
| #define AMD_F15_TN_GT_A0 (AMD_F15_TN_ALL & ~AMD_F15_TN_A0) |
| #define AMD_F15_TN_ALL (AMD_F15_TN_Ax) |
| |
| |
| |
| |
| #endif // _CPU_FAM_REGISTERS_H_ |
| |
